WO1996030942A1 - Components for housing an integrated circuit device - Google Patents

Components for housing an integrated circuit device Download PDF

Info

Publication number
WO1996030942A1
WO1996030942A1 PCT/US1996/003258 US9603258W WO9630942A1 WO 1996030942 A1 WO1996030942 A1 WO 1996030942A1 US 9603258 W US9603258 W US 9603258W WO 9630942 A1 WO9630942 A1 WO 9630942A1
Authority
WO
WIPO (PCT)
Prior art keywords
component
circuit traces
package
metallic substrate
integrated circuit
Prior art date
Application number
PCT/US1996/003258
Other languages
French (fr)
Inventor
Paul R. Hoffman
Deepak Mahulikar
George A. Brathwaite
Dawit Solomon
Arvind Parthasarathi
Original Assignee
Olin Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Olin Corporation filed Critical Olin Corporation
Priority to JP8529426A priority Critical patent/JPH11503565A/en
Priority to AU53604/96A priority patent/AU5360496A/en
Publication of WO1996030942A1 publication Critical patent/WO1996030942A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H01L23/057—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads being parallel to the base
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
    • H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H01L23/3675—Cooling facilitated by shape of device characterised by the shape of the housing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852—Applying energy for connecting
    • H01L2224/85201—Compression bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852—Applying energy for connecting
    • H01L2224/85201—Compression bonding
    • H01L2224/85205—Ultrasonic bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
    • H01L2225/06586—Housing with external bump or bump-like connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06589—Thermal management, e.g. cooling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/15165—Monolayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15172—Fan-out arrangement of the internal vias
    • H01L2924/15173—Fan-out arrangement of the internal vias in a single layer of the multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16195—Flat cap [not enclosing an internal cavity]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/163—Connection portion, e.g. seal
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance

Abstract

There is provided a metallic component (20) for an electronic package (40). The component (20) is coated with an electrically non-conductive layer (24) and has a plurality of conductive circuit traces (26) on a surface. The circuit traces (26) are soldered (34) directly to the input/output pads (18) of an integrated circuit device (10) and to a second plurality of circuit traces (50). The component (20) may include a heat sink to enhance dissipation of heat from the encapsulated integrated circuit device (10).

Description

COMPONENTS FOR HOUSING AN INTEGRATED CIRCUIT DEVICE
This invention relates to components for electronic packages. More particularly, there are provided metallic substrates and heat sinks useful in ball grid array electronic packages.
Microelectronic devices are typically manufactured from a semiconductor material such as silicon, germanium or gallium/arsenide. The semiconductor material is fashioned into a die, a generally rectangular structure having circuitry formed on one surface. Along the periphery of that electrically active surface are input/output pads to facilitate electrical interconnection to external circuitry.
The semiconductor device is brittle and requires protection from moisture and mechanical damage. This protection is provided by an electronic package. The electronic package further contains an electrically conductive means to transport electrical signals between the semiconductor device and the external circuitry. One electronic package is disclosed in U.S. Patent No. 4,939,316 to Mahulikar et al. The patent discloses separate anodized aluminum or aluminum alloy base and cover components defining a cavity. A leadframe is disposed between the base and the cover and adhesively bonded to both. A semiconductor device is encased within the cavity and electrically interconnected to the inner lead ends of the leadframe. The outer lead ends of the leadframe extend beyond the package perimeter and are interconnected to external circuitry. The available space on a printed circuit board is limited and it is desirable to minimize the peripheral area of a package. The peripheral area of a leaded package extends beyond the perimeter of the package base and cover to a point defined by the outer lead portions of the leadframe.
To minimize the peripheral area of an electronic package, electrical interconnection may be through a package component as disclosed in PCT International Application No. PCT/US94/02113 that was published on September 29, 1994. The ball grid array package has a metallic base coated with an electrically non-conductive layer. Conductive vias extend through apertures formed through the base. One end of the via is electrically interconnected to the semiconductor device and the other end is bonded to a solder ball for attachment to external circuitry.
In PCT International Application No. PCT/US95/08305, ball grid array electronic packages are disclosed that do not require vias extending through a metallic substrate. The metallic substrate is coated with an electrically non- conductive layer and circuit traces are formed on this electrically non-conductive layer to electrically interconnect a semiconductor device to external solder balls.
While the ball grid array electronic packages disclosed in the above patent applications have proven satisfactory, the inventors have developed electronic package components that improve the electrical properties, the thermal characteristics and the reliability of the package. Accordingly, it is an object of the present invention to provide components for an electronic package that improve the electrical performance of the package, the thermal performance of the package and the package reliability.
It is a feature of the invention that in one embodiment, electrically conductive circuit traces are formed on a component of the package and directly interconnect input/output pads of an integrated circuit device to external circuitry. In a second embodiment of the invention, both the base component and the cover component include a seal ring bondable to a hermetic sealant. In yet another embodiment of the invention, the component includes an integral heat sink to improve thermal dissipation or the heat sink has a central channel to receive a thermal fluid.
Among the advantages of the invention are that the electronic packages do not require wire bonds and are not subject to device failure due to breakage of the wire bonds. Another advantage is that the package components are suitable for hermetic sealing to enhance reliability. Another advantage of the invention is a heat sink to improve thermal dissipation.
In accordance with the invention, there is provided a component for an electronic package having a metallic substrate coated with an electrically non-conductive layer. A first plurality of conductive circuit traces are formed on a surface of the component. The circuit traces are adapted to be bonded directly to the input/output pads of an integrated circuit device and bonded such as by soldering to a second plurality of circuit traces.
In a second embodiment of the invention, there is provided a component for an electronic package having a metallic substrate coated with a first electrically non-conductive layer. A first plurality of conductive circuit traces are formed on a peripheral surface of this component with a second electrically non-conductive layer formed about the periphery of the component overlying the mid-portion of the circuit traces.
In yet another embodiment of the invention, there is provided a component for an electronic package. This package includes a metallic substrate having first and second opposing surfaces. An integrated circuit device is bonded directly to the first surface and either a plurality of protrusions extend from the periphery of the second surface of the substrate with a central portion of the second surface essentially free of protrusions or a plurality of protrusions extend outward from the center of this second surface and run generally parallel to the second surface.
In yet another embodiment of the invention, there is provided a base component and a cover component bonded together to define a cavity. A portion of this cavity is occupied by an integrated circuit device. Essentially the remainder of the cavity is filled with a thermally conductive, electrically non-conductive fluid. At least one aperture formed in either the base component or the cover component communicates this fluid to an internal channel of a heat sink bonded to the aperture containing component.
The above stated objects, features and advantages will become more apparent from the specification and drawings that follow.
Figure l shows in top planar view a cover component for an electronic package in accordance with the present invention.
Figure 2 shows in cross-sectional representation the cover component of Figure 1. Figure 3 shows in cross-sectional representation the cover component of Figure 1 and Figure 2 incorporated into a ball grid array package. Figure 4 shows in cross-sectional representation another embodiment of the cover component of Figure 1 and Figure 2.
Figure 5 shows in cross-sectional representation an electronic package component for a hermetic ball grid array package.
Figure 6 shows in top planar view the component of Figure 5.
Figure 7 shows in cross-sectional representation another component for a hermetic ball grid array package.
Figure 8 shows in top planar view the hermetic ball grid array package component of Figure 7.
Figure 9 shows in cross-sectional representation a hermetic array package. Figure 10 shows in cross-sectional representation a hermetic package having side terminal pins. Figure 11 shows a base component for an electronic package having an integral heat sink.
Figure 12 shows in top planar view the integral heat sink of Figure 11. Figure 13 shows in cross-sectional representation a base component having another integral heat sink.
Figure 14 shows in top planar view the integral heat sink of Figure 13. Figure 15 shows in cross-sectional representation a thermal fluid containing heat sink for use with an electronic package.
Figure 16 shows in cross-sectional representation another thermal fluid containing heat sink in accordance with the invention.
Figure 17 illustrates an integrated circuit device as known from the prior art.
Figure 18 illustrates in cross sectional representation the component of Figure 1 used to support a plurality of integrated circuit devices.
Figure 19 illustrates in cross sectional representation a second embodiment in which the component of Figure 1 is used to support a plurality of integrated circuit devices. Figure 20 illustrates in cross sectional representation thermal coupling of the component of Figure l to an external heat sink.
Figure 21 shows in cross sectional representation electrical coupling of an integrated circuit device to a ball grid array electronic package. Figure 22 shows in top planar view the integral heat sink of Figure 11 with protrusions extending across the central portion.
Figure 17 illustrates an integrated circuit device 10 as known from the prior art. Also known as a semiconductor chip or semiconductor die, the integrated circuit device 10 has a front side 12 and an opposing back side 14. The integrated circuit device 10 is formed from a semiconductor material such as silicon, germanium or gallium/arsenide. By selectively doping portions of the front side 12 with other materials, circuitry 16, that is only partially illustrated in Figure 17, is formed in the front side. The circuitry 16 terminates at metallized input/output (I/O) pads 18. The metallization is selected to facilitate electrical interconnection of the I/O pads 18 to external circuitry. For example, if wire bonds are to be attached by thermal compression bonding, the metallization may be aluminum. If the I/O pads 18 are to be directly soldered to a substrate as in flip chip or C4 (controlled collapse chip connection) , the metallization may be palladium. The opposing back side 14 of the integrated circuit device 10 is usually the semiconductor material or a metallization such as nickel or gold.
Figure 1 illustrates in top planar view a component 20 for an electronic package that is bonded directly to the I/O pads of an integrated circuit device. The component 20 is illustrated in cross-section in Figure 2. Throughout this patent application, the "major surfaces" refer to those illustrated in Figure 1, that is the length and width of the various components. The perpendicular sides corresponding to Figure 2 are not considered a "major surface".
Referring to both Figure 1 and Figure 2, the component 20 has a substrate 22 formed from any material having a coefficient of thermal expansion between that of silicon (50xlO"7/°C) and that of aluminum (240xlO"7/°C) . When the substrate 22 is metallic, the substrate is coated with an electrically non-conductive layer 24. By metallic, it is meant that the substrate 22 is a metal, metal alloy, metal based composite or metal based compound and generally considered to be electrically conductive. Suitable materials for the metallic substrate include copper, aluminum, iron, nickel, molybdenum and alloys thereof. Copper, aluminum and alloys thereof are preferred due to high thermal conductivity. Aluminum alloys are most preferred due to the added advantage of light weight. Suitable clads for the substrate 22 include copper/invar/copper and copper/molybdenum/copper. The thickness of each cladding layer and the cladding core is selected to achieve a composite having a desired coefficient of thermal expansion and a desired coefficient of thermal conductivity. Suitable non-metals for the substrate 22 include ceramics such as aluminum oxide, aluminum nitride, silicon carbide, and composites thereof and glasses such as borosilicates. When the metallic substrate 22 is aluminum or an aluminum based alloy, the non-conductive layer 24 is typically an anodic film. The anodic film 24 is from about 0.013 millimeter to about 0.076 mm (0.0005-0.003 inch) and typically from about 0.013 mm to about 0.05 mm (0.0005-0.002 inch) to electrically isolate circuitry without significantly reducing thermal conductivity. When the metallic substrate is a metal that is not anodizable, the non-conductive layer 24 may be an oxide, nitride or carbide layer. These layers are readily formed by heating in an effective gaseous atmosphere, by chemical vapor deposition or physical vapor deposition. Alternatively, the non- conductive layer 24 may be a thin layer of a polymer or a glass. Flexible polymers such as polyimides, modified epoxies and silicones that flow when stressed are particularly preferred. These materials compensate for coefficient of thermal expansion differences between the electronic package and the surface to which that package is mounted thereby improving the reliability of the mounting. A first plurality of conductive circuit traces 26 is formed on a first surface 28 of the metallic substrate 22. While the first plurality of conductive circuit traces 26 may be formed on the first surface 28 by any desired means, including lamination or adhesive bonding, it is preferred that the circuit traces 26 be in direct contact with the non-conductive layer 24 and be formed by a process such as chemical vapor deposition, physical vapor deposition, electroless plating or electrolytic plating. The circuit traces 26 have an interior termination end 30 and an exterior termination end 32 and are formed from an electrically conductive material or combination of materials and are predominantly copper or a copper alloy.
The interior termination ends 30 are adapted to be soldered directly to the I/O pads of an integrated circuit device and are in a pattern aligned with those I/O pads. A first bump 34 may be deposited on the interior termination ends 30. Typically, the first bump will be a low melting alloy such as a lead/tin alloy, although an electrically conductive adhesive or an electrically conductive solder glass may also be utilized. Alternatively, the first solder bump may be deposited on the I/O pads of the integrated circuit device. The solder need not be homogeneous.
Alternatives for the first solder bumps 34 include solder covered metallic spheres, such as solder coated copper balls. The first solder bumps may be gold or another material built up on the I/O pads 18 by a process such as evaporation, sputtering, plating or wire bumping. In wire bumping, a metallic wire, typically gold, aluminum or an alloy thereof, is thermocompression or thermosonically bonded to the I/O pad forming a bond ball with a wire tail extending therefrom. The wire tail is subsequently removed. Conductive adhesives such as a silver powder filled epoxy can also be used.
Second solder bumps 36 are provided on the exterior termination end for bonding to a second plurality of circuit traces (not shown) that may constitute part of the electronic package or an external circuit. The composition of the second solder bumps 36 is, independently, any one of those specified for the first solder bump 34. Alternatively, the second solder bump may be formed on the second plurality of circuit traces in alignment with the exterior termination ends 32. Figure 3 illustrates an electronic package 40 utilizing the component 20 as a cover component. The electronic package 40 includes a base component 42 that may be any desired material such as a metal, polymer or ceramic. Preferably, the base component 42 is also formed from a metal, metal alloy, metal composite or metal compound to take advantage of the high thermal conductivity of these materials. When electrically conductive, the base component 42 is coated with a non-conductive layer 44 as described above for the non-conductive layer 24.
The base component 42 has a centrally disposed integrated circuit device receiving portion 46 and a peripheral portion 48. Formed on the peripheral portion 48 is a second plurality of circuit traces 50 having characteristics similar to the first plurality of circuit traces 26.
An integrated circuit device 10 is bonded to the receiving portion 46 of the base component 42 by a die attach 52. The die attach 52 is any suitable low melting temperature solder, sealing glass or adhesive. One preferred material is an epoxy that is filled with a thermally conductive material such as silver powder. I/O pads 18 on the front side 12 of the integrated circuit device 10 are bonded to the first plurality of circuit traces 26 by the first bumps 34.
The second solder bumps 36 electrically interconnect the first plurality of circuit traces 26 to the second plurality of circuit traces 50. While the second solder bumps 36 bond the cover component 20 to the base component 42, to ensure tenacious adhesion, a polymer adhesive 54 is preferably employed to enhance the bond. This polymer adhesive 54 is any suitable material that bonds to both the non-conductive layers 24, 44 and to the conductive circuit traces 26, 50. One suitable material is a thermosetting epoxy. The polymer adhesive 54 is bonded to a mid- portion of the second plurality of circuit traces 50. Bonded to an exterior portion 56 is a solder ball 58. The solder ball 58 is any suitable solder for joining the electronic package 40 to external circuitry and is typically a lead/tin alloy.
To minimize stress applied to the integrated circuit device 10 through the first solder bumps 34, the lid component 20 is preferably as thin as possible. Typically, the lid component 20 thickness is from about 0.13 mm to about 0.51 mm (0.005-0.02 inch) . The thickness of the cover component 20 and the diameter of the solder balls 58 are selected so the solder balls 58 extend a distance, "D" of at least 0.13 mm (0.005 inch) and preferably from about 0.18 mm to about 0.25 mm (0.007-0.01 inch) above the outward facing surface of the cover component 20.
The electronic package 40 has many advantages over conventional ball grid array packages that utilize wire bond interconnections. The inductance is lower because the wire bonds are replaced with a buried microstrip structure. The lengths of the first circuit traces 26 are shorter than that of typical wire bonds because the circuit traces run parallel to the surface of the semiconductor device 10 rather than running in an elevated arc as with wire bonding. Further, there is no problem with wire sweep and other issues related to wire fragility and the bond loop height is not a reliability concern. Bond loop height is significant in metal electronic packages because if the top of the arc contacts a metallic cover, an electrical short circuit develops. In addition, both the height and the shape of the bond wires affect wire reliability. This electronic package 40 is ideal for the removal of heat from the integrated circuit device 10. Both the metallic lid and the metallic base are directly connected to the device and constitute a dual heat sink. Further, the outward facing surface of the cover may be metallized for soldering to a printed circuit board.
With reference now to Figures 1 and 4, an electronic package 60 is formed by mechanically deforming the component 20 into a cup-shaped component 20'. The first plurality of conductive circuit traces 26 is formed on the metallic substrate 22. A non-conductive layer separates the first circuit traces 26 from the metallic substrate 22. Alternatively, the substrate 22 may be a heat formable plastic eliminating the need for the intervening non-conductive layer. Of course, thermal conductivity is enhanced when the substrate 22 is metallic. The first circuit traces 26 are formed on the substrate 20 prior to deformation and are capable of being mechanically shaped without cracking. While an aluminum or aluminum alloy substrate with an anodization layer is acceptable for this embodiment, it is preferred that the metallic substrate 22 be copper or a copper based alloy and that the non- conductive layer be a dielectric organic polymer, such as a polyimide or an epoxy. The dielectric layer is applied to the metallic substrate 26 by a suitable process such as dipping or spraying and has a thickness on the order of 0.025 mm to 0.075 mm (0.001-0.003 inch). If a polymer adhesive is required to laminate the circuit traces, an epoxy adhesive is suitable.
First bumps 34 electrically interconnect the I/O pads 18 to the interior termination ends 30 of the first circuit traces 26. The exterior termination ends 32 are electrically interconnected to a second plurality of circuit traces 50 by second solder bumps 36. The second plurality of circuit traces 50 may be formed on a base component or on a printed circuit board substrate 62 such as a glass filled epoxy resin.
The space between the front side 12 of the integrated circuit device 10 and the substrate 20 may be filled with a compliant polymer 64, such as a silicone gel, to enhance the reliability of the first bumps 34. Filling the entire package cavity with the compliant polymer enhances the reliability of the second solder bumps 36.
The advantages of the electronic package 60 include low cost and amenability to high volume manufacturing methods. Since the first plurality of conductive circuit traces 26 are deposited on a planar surface, high resolution of the circuitry is obtained. After deformation of the substrate 22, the high density circuitry accurately fills the cupped region of the package. The depth of the cup may be accurately controlled during forming. As a result, a similar component 20 is used for many different sizes of integrated circuit devices by merely changing the deformation tool dimensions.
Figures 18 and 19 illustrate that the component 20 may be an internal component rather than a part of the package base or cover. The component 20 has a substrate 22, preferably a metal coated with a non-conductive layer 24. A plurality of integrated circuit devices 10, 10' are bonded to opposing sides of the component 20. The back side 14 of the integrated circuit devices may be bonded to the component 20 and electrically interconnected through wire bonds 66 as illustrated in figure 18. The wire bonds connect the I/O pads 18 to the first plurality of circuit traces 26. The first circuit traces 26 provide electrical interconnection to external circuitry through solder balls, terminal pins, a lead frame or the like.
In Figure 19, the integrated circuit devices 10, 10' are bonded and electrically interconnected to the first plurality of circuit traces 26 through first solder bumps 34. One or more conductive vias 68 may be included to electrically or thermally interconnect the devices.
The component 70 illustrated in cross-section in Figure 5 and in top planar view in Figure 6 provides hermeticity. Moisture is detrimental to the operation of an integrated circuit device. Moisture combines with byproducts of package assembly such as chloride ions to form corrosive species that corrode circuitry on the integrated circuit device and the bond wires. Electronic packages that are hermetic effectively block the transfer of moisture to the integrated circuit device and bond wires.
The component 70 has a metallic substrate 72 coated with a non-conductive layer 74. The metallic substrate is any suitable metal, metal alloy, metal composite or metal compound, preferably aluminum or an aluminum alloy with the non-conductive layer 74 an anodization layer. Alternatively, the substrate 72 may be a dielectric such as a ceramic, for example, aluminum oxide, aluminum nitride or silicon carbide. When a dielectric substrate is employed, the non-conductive layer may be omitted.
A first plurality of circuitry traces 76 is formed on a peripheral surface 78 by any suitable process such as chemical vapor deposition, physical vapor deposition or jet vapor deposition. Alternatively, the circuit traces 76 may be formed by an electroless or electrolytic plating process.
The circuit traces 76 have an interior end 80, an opposing exterior end 82 and an intervening mid- portion 84. A dielectric layer 86 is formed over the mid-portion 84 of the circuit traces 76 by a vapor deposition process such as plasma vapor deposition or jet vapor deposition. This dielectric layer may be any suitable inorganic dielectric such as aluminum oxide or aluminum nitride. A metallization layer 88 is deposited on the dielectric layer 86 by a suitable process such as vapor deposition. The metallization layer 88 is any solderable metal such as a palladium/nickel alloy or nickel. A ceramic or metallic lid may then be joined to the component 70 by soldering or glass sealing. Solder balls 58 are available for electrical interconnection to external circuitry. However, other means for electrical interconnection through the exterior ends, such as brazed leads or terminal pins, may also be employed.
Another hermetic electronic package 90 is illustrated in cross-section in Figure 7. The base component 92 to the package 90 is shown in top planar view in Figure 8. As described hereinabove, the base component 92 is preferably a metallic substrate and coated with a non-conductive layer 93. A first plurality of circuitry traces 26 are formed about a peripheral surface 78 of the base component 92. Wire bonds 94, thin strips of copper foil as utilized in tape automated bonding (TAB) , in-line circuitry or any other electrical interconnection connects the I/O pads 18 to the interior end 80 of the first plurality of conductive circuit traces 26. The cover component 96 is bonded to the base component 92 by a sealing glass 98. The sealing glass 98 bonds to a peripheral surface 100 of the cover component 96 and to the mid-portion 84 of the first plurality of conductive circuit traces 26, as well as to the dielectric layer 94, if present or else to the substrate 92 if the substrate 92 is non- conductive.
When the substrate 92 is aluminum or an aluminum based alloy, one suitable sealing glass has the composition, by weight:
32%-50% Si02 4%-27% Na20 4%-27% K20 2%-8% BaO
2%-8% SrO 4%-30% TiO? up to 5% Ll20 up to 7% ZnO up to 2% Zr02 up to 2% A1203 as disclosed in U.S. Patent No.5,023,398 to Mahulikar et al. In addition to sealing glasses, devitrifying ceramics and ceramizable sealing glasses may also be employed.
A hermetic electronic package 110 is illustrated in cross-section in Figure 9. As with preceding embodiments, the hermetic electronic package 110 includes a base component 112 and a cover component 114, both of which are preferably a metal, metal alloy, metal composite or metal compound and coated with a non-conductive layer 116. Preferably, the base component 112 and cover component 114 are formed from aluminum or an aluminum alloy and the non-conductive layer 116 is an anodization layer. Optionally, either the base component 112 or the cover component 114 or both, may be formed from an electrically non-conductive material such as a ceramic or a polymer resin, eliminating the need for the non-conductive layer 116.
A plurality of vias 118 are formed through either the base component 112 or the cover component 114. A first plurality of conductive circuit traces 26 are formed on a surface 120 of either the base component 112 or the cover component 114. The first plurality of circuit traces extend along the walls of the vias 118 to an opposing surface 122 of either the base component 112 or the cover component 114. An integrated circuit device 10 is electrically interconnected to the first plurality of circuitry traces by any suitable means as described above, for example, wire bonds, TAB or in-line circuitry. In one embodiment, the vias 118 are then filled with a solder paste 124 that is heated to reflow forming a solid plug that seals the via 118. A solder ball 58 is bonded to the first circuit traces on the opposing surface 122. Alternatively, a terminal pin 126 extends through the via 118 and is joined to the first circuit traces 26 by solder 124. The solder extends along the shank of the terminal pin 126 through the via 118 to provide a hermetic seal. A peripheral portion 128 of both the base component 112 and the cover component 114 is coated with a metallization 130 of a solderable material such as copper or a copper/nickel alloy. A solder seal 132 hermetically joins the base component 112 to the cover component 114, completing the package 110.
If the base component 112 has side walls 134 or a brazed ring frame (not shown) , the terminal pins 126 may extend outward, in generally planar orientation with the base and cover components as illustrated in Figure 10. As with the preceding embodiments, first circuit traces 26 electrically interconnect the integrated circuit device 10 to the terminal pins 126. The solder 124 used to fill the vias 118 in
Figures 9 and 10 may be either the same or different than the solder seal 132 used to join the base component 112 to the cover component 114. If the same solder is used, then the lid attach and via filling operations are done at the same time.
If a sequential process is desired, then the solder 124 should have a higher melting point than the solder seal 132 recognizing that the solder seal 132 is the last assembly operation. Alternatively, the solder seal 132 may be replaced with a sequential localized heat seam sealing operation to prevent any melting of other solder joints in the package. This process limits the heat applied to a very local localized portion of the peripheral portion 128 of the package components.
The electronic package components of the invention are highly effective to dissipate heat from an integrated circuit device. The dissipation of heat may be further enhanced by forming a heat sink integral with either the base component, the cover component or both. One such component is illustrated in cross-sectional representation in Figure 11 and in top planar view in Figure 12. The thermally enhanced component 140 has a first surface 142 and an opposing second surface 144. An integrated circuit device 10 is bonded to the first surface 142. A plurality of protrusions 146 extend outward from the periphery of the second surface 144 to a height of from about 1 mm to about 25 mm. A central portion 148 of the second surface 144 is essentially free of the protrusions 146 or the protrusions may extend through the central portion in a waffle-like pattern as illustrated in Figure 22. A forced air draft 150 travels across the second surface 144 in a direction generally perpendicular to the rows of protrusions 146. The configuration with the central portion free of protrusion is superior to fins extending all the way across the second surface 144 because the central portion 148 is then used for marking or pick and place.
A second thermally enhanced component 160 is shown in cross-sectional representation in Figure 13 and in top planar view in Figure 14. This structure is similar to the thermally enhanced component 140 of Figures 11 and 12 except that the protrusions 146' extend outward from a central portion 162 of the second surface 144 and then extend generally parallel to the second surface.
A thermally enhanced electronic package 170 is illustrated in cross-section in Figure 15. The package 170 has a base component 172 and a cover component 174 both formed from any desired metal, ceramic or polymer. Preferably, metallic components are employed and most preferably the metallic components are aluminum or an aluminum based alloy coated with a non-conductive anodization layer as described hereinabove. The base component 172 is bonded to the cover component 174 by a sealant 176. The sealant 176 is any effective means of joining the base 172 to the cover 174 such as a polymer adhesive, for example, a thermosetting epoxy, or a metallic solder.
An integrated circuit device 10 is encapsulated within a cavity 178 defined by the combination of the base component 172 and cover component 174.
Electrical interconnection of the integrated circuit device to external circuitry is by any means described hereinabove, for example, first solder bumps 34 leading to a first plurality of conductive circuit traces (not shown) or a leadframe as illustrated in Figure 16.
With reference back to Figure 15, the base component, that component to which the back side 14 of the integrated circuit device 10 is bonded, contains at least one, and preferably a plurality, of apertures 180 that extend through the base component 172. A heat sink 182 formed from a thermally conductive material such as copper or aluminum and preferably having a black color to maximize emissivity, is bonded to the base component 172 by a sealant 184. This sealant may be any suitable adhesive, sealing glass or metallic solder. The remainder of the cavity 178 is then filled with a thermally conductive, electrically non-conductive fluid 186, such as perfluorinated heat transfer fluid.
As the integrated circuit device is powered by electrical signals, heat is generated. This heat is transferred into the fluid 186, causing a portion of the fluid to vaporize. The fluid vapors pass through the aperture 180 and enter the heat sink where the vapors condense and flow back into the cavity 178 establishing a heat pump.
With reference to Figure 16, the thermally enhanced electronic package 190 illustrates the applicability of the heat sink 182 bonded to the cover component 174 rather than the base component 172.
The thermal dissipation of the electronic packages of the invention is further enhanced by thermally coupling the package components and an external heat sink. As illustrated in Figure 20, the package 40 of Figure 3 is thermally coupled to a printed circuit board 192 or other external substrate by forming a bond 194 between the component 20 and the printed circuit board 192. The bond 194 is a metallic solder, silver filled epoxy, thermal grease or any other suitable high thermal conductivity adhesive.
Thermal vias 196, such as copper filled through holes, may contact the component 20 to further enhance thermal dissipation. In the package 60, as illustrated in Figure 4, and other packages having the back side 14 of the integrated circuit device exposed to external components, the thermal vias 196 may be directly coupled to the back side 14 by a solder, thermally conductive adhesive or thermal grease. If a solder is employed, the back side 14 is appropriately metallized to enhance the solder bond The electronic package 200 illustrated in
Figure 21 is drawn to an embodiment in which the integrated circuit device 10 is electrically coupled to a metallic base component 42. The metallic base component 42 is coated with an electrically non- conductive layer 44 as described above. The electrically non-conductive layer 44 is discontinuous and has gaps 202 disposed between the metallic base component and a portion of the first plurality of circuit traces 26' and a portion of the second plurality of circuit traces 50'. The gaps
202 are formed by mechanical or chemical removal or laser ablation of desired portion of the non- conductive layer 44. Alternatively, the selected portions of the metallic base component 42 are masked or otherwise prevented from receiving the non-conductive layer 44. When the first and second circuit traces 26' 50' are deposited, the circuit traces fill the gap electrically coupling selected circuit traces 26', 50' to the metallic base component 42. Other circuit traces 26, 50 are electrically isolated from the metallic base component 42 by an underlying portion of the non- conductive layer 44.
Selected I/O pads 18' of the integrated circuit device 10 are electrically interconnected to the first plurality of circuit traces 26' by wire bonds 94, in-line circuitry as described above, TAB bonding or any other suitable method.
While the package base 42 may constitute a floating ground, preferably, the second circuit traces 50' are electrically interconnected to an external ground. Any circuit trace location may be electrically coupled to the metallic base.
Preferably, the coupled first circuit trace 26' and the coupled second circuit trace 50' are widely separated, such as being disposed on opposing sides of the integrated circuit device 10. In this manner, the ground current flows over a large area of the metallic base component leading to the following benefits:
1. There is a better distribution of current flow and lower resistance than if the ground plane was fashioned from many small individual circuit traces or wires.
2. The package "noise" is reduced, particularly at high frequencies. The voltage noise associated with ground return paths, referred to as "ground bounce" is defined by:
V noisP = L(di/dt) where (di/dt) is the speed of the circuit L is the circuit inductance
The electrically coupled circuit of the invention reduces circuit inductance resulting in reduced package noise.
While particularly drawn to ball grid array packages, the packages of the invention are equally applicable to pin grid array packages, leaded packages and lead less packages. For example, leads could be soldered to the exterior termination ends of the first plurality of circuit traces. It is apparent that there has been provided in accordance with the present invention electronic package components particularly suited for ball grid array electronic packages that fully satisfy the objects, means and advantages set forth hereinabove. While the invention has been described in combination with embodiments thereof, it is evident that many alternatives, modifications and variations will be apparent to those skilled in the art in light of the foregoing description. Accordingly, it is intended to embrace all such alternatives, modifications and variations as fall within the spirit and broad scope of the appended claims.

Claims

IN THE CLAIMS :
1. A component (20, 20') for an electronic package (40) characterized by: a metallic substrate (22) coated with a flexible dielectric polymer layer (24) ; and a first plurality of conductive circuit traces (26) formed on a surface (28) of said flexible dielectric polymer layer (24) , said first plurality of circuit traces (26) bonded (34) directly to the input/output pads (18) of an integrated circuit device (10) and to a second plurality of circuit traces (50) .
2. The component (20, 20') of claim 1 characterized in that said flexible dielectric polymer layer (24) is an epoxy.
3. The component (20, 20') of claim 1 characterized in that said first plurality of circuit traces (26) are bonded to said input/output pads (18) by a material (34) selected from the group consisting of metals, metal alloys, conductive solder glasses, conductive polymers and solder coated metallic balls.
4. The component (20') of either claim 1, 2 or 3 characterized in that said component (20') has a generally cup-shaped configuration with said integrated circuit device (10) housed within said cup.
5. The component of claim 4 characterized in that a compliant polymer (64) is disposed between said integrated circuit device (10) and said component (20') .
6. A component (20) for an electronic package characterized by: a metallic substrate (22) coated with an electricallly non-conductive layer (24) ; a first plurality of conductive circuit traces (26) formed on opposing surfaces of said metallic substrate (22) , said first plurality of circuit traces (26) bonded (66) directly to the input/output pads of at least two integrated circuit devices (10, 10') bonded to opposing surfaces of said metallic substrate (22) and to a second plurality of circuit traces; and a via (68) extending through said metallic substrate (22) between at least two of said integrated circuit devices (10, 10').
7. A component (20) for an electronic package characterized by: a metallic substrate (22) coated with an electrically non-conductive layer (24) ; at least two integrated circuit devices (10, 10') bonded to opposing surfaces of said metallic substrate (22) ; and a first plurality of conductive circuit traces (26) formed on opposing surfaces of said metallic substrate (22) wherein the input/output pads of said at least two integrated circuit devices are directly soldered (34) to said first plurality of circuit traces (26) , said first plurality of circuit traces (26) further bonded to a second plurality of circuit traces.
8. A package (40) for housing an integrated circuit device (10) characterized by: a metallic cover component (20) coated with an electrically non-conductive layer (24) and having a first plurality of circuit traces (26) formed on a surface thereon; a base component (42) having an integrated circuit device (10) receiving portion (46) and a peripheral portion (48) , said peripheral portion (48) having a second plurality of circuit traces (50) formed thereon; said integrated circuit device (10) bonded
(52) to said receiving portion (46) and soldered (34) to said first plurality of circuit traces (26) by a first solder joint (34) ; a second solder joint (36) electrically interconnecting said first plurality of circuit traces (26) to said second plurality of circuit traces (50) ; and a third solder joint (58) electrically interconnecting said second plurality of circuit traces (50) to an external circuit.
9. The package (40) of claim 8 characterized in that said metallic cover component (20) is aluminum or an aluminum alloy and said electrically non-conductive layer (24) is an anodic film.
10. The package (40) of claim 8 characterized in that said electrically non-conductive layer (24) is selected from the group consisting of carbides, nitrides, oxides and dielectric polymers.
11. The package (40) of either claim 8, 9 or 10 characterized in that said third solder joint
(58) constitutes solder balls extending beyond an outward facing surface of said cover component (20) .
12. The package (40) of anyone of claims 8, 9, 10 or 11 characterized in that said cover component (20) is thermally coupled to an external heat sink.
13. The package (40) of claim 12 characterized in that said external heat sink is a printed circuit board (192) containing at least one thermally conductive via (196) extending from said cover component (20) .
14. The package (40) of claim 12 characterized in that said external heat sink (182) has an internal channel that delivers a thermal fluid (178) to said package.
15. The package (40) of claim 12 characterized in that said base component (42) contains a plurality of integral protrusions (146) extending outwardly from the periphery of said base and a central portion (148) that is essentially free of said protrusions (146) .
16. The package (40) of claim 12 characterized in that said base component (42) contains a plurality of protrusions (146') extending outwardly from said base component (42) and running generally parallel to a major surface (144) of said base component (42) .
17. The package (40) of anyone of claims 8-11 characterized in that said base component (42) is also metallic and a portion (26') of said first plurality of circuit traces (26) is electrically coupled (202) to said metallic base component (42) .
18. A component (70) for an electronic package characterized by: a metallic substrate (72) coated with a first electrically non-conductive layer (74) ; a first plurality of conductive circuit traces (76) formed on a peripheral surface (78) of said metallic substrate, said first plurality of circuit traces (76) having an interior end (80) , an exterior end (82) and an intervening mid-portion (84) ; and a second electrically non-conductive layer (86) formed about the periphery of said metallic substrate (72) overlying said mid-portion (84) of said first plurality of cirucit traces 76.
19. The component (70) of claim 18 characterized in that said metallic substrate (72) is an aluminum or aluminum alloy coated with an anodic film (74) .
20. The component (70) of claim 18 or 19 characterized in that said second electrically non- conductive layer (86) is selected from the group consisting of aluminum oxide and aluminum nitride.
21. The component (70) of claim 20 characterized in that a metallized layer (88) is disposed on a side of said second electrically non- conductive layer (86) opposite said intervening mid- portion (84) .
22. The component (70) of claim 21 characterized in that said metallized layer (88) is selected from the group consisting of palladium/nickel alloys, molybdenum/manganese alloys, nickel and nickel alloys.
23. A component for an electronic package characterized by: a metallic substrate (112) coated with an electrically non-conductive layer (116) and having a plurality of vias (118) extending therethrough; a first plurality of conductive circuit traces (26) formed on a surface of said metallic substrate (112) and extending through said plurality of vias (118) ; and an electrical contact (124) disposed within said plurality of vias (118) and electrically interconnected to said first plurality of circuit traces (26) .
24. The component of claim 23 characterized in that said electrical contact (124) is a solder plug.
25. The component of claim 23 characterized in that said electrical contact is a terminal pin (126) extending perpendicular to a major surface (120, 122) of said metallic substrate (112) .
26. The component of claim 23 characterized in that said electrical contact is a terminal pin (126) extending parallel to a major surface (120, 122) of said metallic substrate (112) .
PCT/US1996/003258 1995-03-29 1996-03-11 Components for housing an integrated circuit device WO1996030942A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP8529426A JPH11503565A (en) 1995-03-29 1996-03-11 Components for housing integrated circuit devices
AU53604/96A AU5360496A (en) 1995-03-29 1996-03-11 Components for housing an integrated circuit device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US41314995A 1995-03-29 1995-03-29
US08/413,149 1995-03-29

Publications (1)

Publication Number Publication Date
WO1996030942A1 true WO1996030942A1 (en) 1996-10-03

Family

ID=23636049

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1996/003258 WO1996030942A1 (en) 1995-03-29 1996-03-11 Components for housing an integrated circuit device

Country Status (4)

Country Link
JP (1) JPH11503565A (en)
AU (1) AU5360496A (en)
TW (1) TW309654B (en)
WO (1) WO1996030942A1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6946728B2 (en) 2004-02-19 2005-09-20 Hewlett-Packard Development Company, L.P. System and methods for hermetic sealing of post media-filled MEMS package
EP1630864A3 (en) * 2004-08-23 2008-02-13 Tecnisco Ltd. Substrate with many via contact means disposed therein
CN104952741A (en) * 2014-03-27 2015-09-30 英特尔公司 Electric circuit on flexible substrate
WO2016061306A1 (en) * 2014-10-17 2016-04-21 Rsm Electron Power, Inc. Low cost high strength surface mount package
CN111295748A (en) * 2017-10-05 2020-06-16 德州仪器公司 Lead frame in semiconductor device

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005002335A (en) * 2003-05-21 2005-01-06 Japan Gore Tex Inc Adhesive film and semiconductor device using the same
US7886437B2 (en) * 2007-05-25 2011-02-15 Electro Scientific Industries, Inc. Process for forming an isolated electrically conductive contact through a metal package
JP2010245337A (en) * 2009-04-07 2010-10-28 Elpida Memory Inc Semiconductor device and manufacturing method for the same
CN103097282B (en) * 2010-04-30 2016-01-13 优博创新科技产权有限公司 Be configured for and be connected electrically to air cavity package body on printed circuit board (PCB) and its supplying method
JP5987222B2 (en) * 2011-09-30 2016-09-07 住友電工デバイス・イノベーション株式会社 Semiconductor device

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60136348A (en) * 1983-12-26 1985-07-19 Hitachi Ltd Semiconductor device
US4806503A (en) * 1985-10-25 1989-02-21 Sharp Kabushiki Kaisha Method for the replacement of semiconductor devices
US4888449A (en) * 1988-01-04 1989-12-19 Olin Corporation Semiconductor package
US4897508A (en) * 1988-02-10 1990-01-30 Olin Corporation Metal electronic package
JPH0260149A (en) * 1988-08-26 1990-02-28 Matsushita Electric Works Ltd Semiconductor package
US4939316A (en) * 1988-10-05 1990-07-03 Olin Corporation Aluminum alloy semiconductor packages
US4968552A (en) * 1989-10-13 1990-11-06 International Business Machines Corp. Versatile reactive ion etch barriers from polyamic acid salts
JPH04216655A (en) * 1990-12-18 1992-08-06 Nec Kyushu Ltd Semiconductor device
US5352926A (en) * 1993-01-04 1994-10-04 Motorola, Inc. Flip chip package and method of making

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60136348A (en) * 1983-12-26 1985-07-19 Hitachi Ltd Semiconductor device
US4806503A (en) * 1985-10-25 1989-02-21 Sharp Kabushiki Kaisha Method for the replacement of semiconductor devices
US4888449A (en) * 1988-01-04 1989-12-19 Olin Corporation Semiconductor package
US4897508A (en) * 1988-02-10 1990-01-30 Olin Corporation Metal electronic package
JPH0260149A (en) * 1988-08-26 1990-02-28 Matsushita Electric Works Ltd Semiconductor package
US4939316A (en) * 1988-10-05 1990-07-03 Olin Corporation Aluminum alloy semiconductor packages
US4968552A (en) * 1989-10-13 1990-11-06 International Business Machines Corp. Versatile reactive ion etch barriers from polyamic acid salts
JPH04216655A (en) * 1990-12-18 1992-08-06 Nec Kyushu Ltd Semiconductor device
US5352926A (en) * 1993-01-04 1994-10-04 Motorola, Inc. Flip chip package and method of making

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6946728B2 (en) 2004-02-19 2005-09-20 Hewlett-Packard Development Company, L.P. System and methods for hermetic sealing of post media-filled MEMS package
US7534662B2 (en) 2004-02-19 2009-05-19 Hewlett-Packard Development Company, L.P. Methods for hermetic sealing of post media-filled MEMS package
EP1630864A3 (en) * 2004-08-23 2008-02-13 Tecnisco Ltd. Substrate with many via contact means disposed therein
CN104952741A (en) * 2014-03-27 2015-09-30 英特尔公司 Electric circuit on flexible substrate
US9930793B2 (en) 2014-03-27 2018-03-27 Intel Corporation Electric circuit on flexible substrate
WO2016061306A1 (en) * 2014-10-17 2016-04-21 Rsm Electron Power, Inc. Low cost high strength surface mount package
US9392713B2 (en) 2014-10-17 2016-07-12 Rsm Electron Power, Inc. Low cost high strength surface mount package
CN111295748A (en) * 2017-10-05 2020-06-16 德州仪器公司 Lead frame in semiconductor device

Also Published As

Publication number Publication date
TW309654B (en) 1997-07-01
JPH11503565A (en) 1999-03-26
AU5360496A (en) 1996-10-16

Similar Documents

Publication Publication Date Title
US5578869A (en) Components for housing an integrated circuit device
US6262477B1 (en) Ball grid array electronic package
US7446411B2 (en) Semiconductor structure and method of assembly
US7312108B2 (en) Method for assembling a ball grid array package with two substrates
CA2157994C (en) Electronic device assembly
US6020637A (en) Ball grid array semiconductor package
US5596231A (en) High power dissipation plastic encapsulated package for integrated circuit die
US5521429A (en) Surface-mount flat package semiconductor device
US7429790B2 (en) Semiconductor structure and method of manufacture
JP2917868B2 (en) Semiconductor device and manufacturing method thereof
US7005320B2 (en) Method for manufacturing flip chip package devices with a heat spreader
EP0656150A1 (en) Metal electronic package incorporating a multi-chip module
KR100606295B1 (en) Circuit module
WO1996030942A1 (en) Components for housing an integrated circuit device
US6351389B1 (en) Device and method for packaging an electronic device
US7256486B2 (en) Packaging device for semiconductor die, semiconductor device incorporating same and method of making same
KR100618759B1 (en) Hybrid module
CN110828407B (en) SiP packaging structure and preparation method thereof
JP2649251B2 (en) Substrate for mounting electronic components
JP2001210737A (en) Semiconductor chip package and method of manufacturing the same
EP1054447A1 (en) Surface mount millimeter wave IC package
KR20220029345A (en) Semiconductor package
JP3166734B2 (en) Semiconductor device and method of manufacturing the same
JPH0756886B2 (en) Method of manufacturing semiconductor package
WO1995008188A1 (en) Flip chip in metal electronic packages

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AL AM AU AZ BB BG BR BY CA CN CZ EE FI GB GE HU IS JP KE KG KP KR KZ LK LR LS LT LV MD MG MK MN MW MX NO NZ PL RO RU SD SG SI SK TJ TM TR TT UA UG UZ VN AM AZ BY KG KZ MD RU TJ TM

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
ENP Entry into the national phase

Ref country code: JP

Ref document number: 1996 529426

Kind code of ref document: A

Format of ref document f/p: F

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: CA