WO1996007205A1 - Dynamic threshold voltage mosfet for ultra-low voltage operation - Google Patents
Dynamic threshold voltage mosfet for ultra-low voltage operation Download PDFInfo
- Publication number
- WO1996007205A1 WO1996007205A1 PCT/US1995/006829 US9506829W WO9607205A1 WO 1996007205 A1 WO1996007205 A1 WO 1996007205A1 US 9506829 W US9506829 W US 9506829W WO 9607205 A1 WO9607205 A1 WO 9607205A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- transistor
- gate contact
- gate
- region
- drain
- Prior art date
Links
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 13
- 229910052710 silicon Inorganic materials 0.000 claims description 13
- 239000010703 silicon Substances 0.000 claims description 13
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 12
- 229910052751 metal Inorganic materials 0.000 claims description 11
- 239000002184 metal Substances 0.000 claims description 11
- 239000004065 semiconductor Substances 0.000 claims description 8
- 230000005669 field effect Effects 0.000 claims description 5
- 239000000758 substrate Substances 0.000 claims description 5
- 239000012212 insulator Substances 0.000 claims description 4
- 229910021421 monocrystalline silicon Inorganic materials 0.000 claims description 4
- 210000000746 body region Anatomy 0.000 claims 6
- 238000007747 plating Methods 0.000 abstract 1
- 229920005591 polysilicon Polymers 0.000 description 10
- 238000007667 floating Methods 0.000 description 6
- 239000000463 material Substances 0.000 description 5
- 230000009467 reduction Effects 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 230000006872 improvement Effects 0.000 description 3
- 238000009413 insulation Methods 0.000 description 3
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000012464 large buffer Substances 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 239000011777 magnesium Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 238000001953 recrystallisation Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 210000000707 wrist Anatomy 0.000 description 1
- 238000004857 zone melting Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/783—Field effect transistors with field effect produced by an insulated gate comprising a gate to body connection, i.e. bulk dynamic threshold voltage MOSFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7838—Field effect transistors with field effect produced by an insulated gate without inversion channel, e.g. buried channel lateral MISFETs, normally-on lateral MISFETs, depletion-mode lateral MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
Definitions
- This invention relates generally to insulated gate field effect transistors (IGFETs) such as MOSFET devices and integrated circuits, and more particularly the invention is directed to such devices and integrated circuits which can operate at an ultra-low voltage of 0.6 volt or less.
- IGFETs insulated gate field effect transistors
- CMOS complementary metal-oxide-semiconductor
- This invention relates generally to insulated gate field effect transistors (IGFETs) such as MOSFET devices and integrated circuits, and more particularly the invention is directed to such devices and integrated circuits which can operate at an ultra-low voltage of 0.6 volt or less.
- the main approach for reducing power has relied on power supply scaling. This is due to the fact that in CMOS digital circuits delivered power is proportional to the square of power supply voltage. Since power supply reduction below three times the threshold voltage (3V C ) will degrade circuit speed significantly, scaling of power supply should be accompanied by threshold voltage reduction. However, the lower limit for threshold voltage is set by the amount of off- state leakage current that can be tolerated (due to standby power consideration in static circuits, and avoidance of failure in dynamic circuits and memory arrays) . It is seen that if regular MOSFETs are used, a lower bound for power supply voltage becomes inevitable.
- Silicon-on-insulator (SOI) technology offers much promise for ultra large scale integrated circuits using sub- micron gate technology.
- This technology employs a layer of semiconductor material overlying an insulation layer on a supporting bulk wafer.
- the structure can be formed by a number of well-known techniques, such as zone melting and recrystallization (ZMR) , separation by implanted oxygen (SIMOX) , and Bonded and Etchback (BESOI) .
- the structure comprises a film of monocrystalline silicon on a buried layer of silicon oxide in a monocrystalline silicon substrate.
- the bulk silicon material in which the channel of a MOSFET device is formed is typically grounded or connected to the source region of the device.
- the monocrystalline silicon film is often unbiased or floating.
- a SOI MOSFET has been operated as a lateral bipolar transistor by connecting the silicon film to the gate and exploiting the extra current produced by the device.
- an IGFET such as a MOSFET formed in an SOI structure includes a gate to body connection to reduce turn-on voltage (V t ) and extend the lower bound of power supply voltage to an ultra-low level (i.e., 0.6 volt or less).
- the body contact can be provided by metal through a contact window in a polysilicon gate to the underlying film.
- the polysilicon gate can contact the silicon film directly through a contact window in the gate insulation.
- separate contacts can be provided to the polysilicon gate, and to the body. These contacts can be shorted by the first-layer metal.
- an external bias generation circuit is provided so that the low threshold device can operate above 0.6 volt supply voltage.
- a small field effect transistor provides forward body bias for a larger transistor. The small transistor limits the forward body bias to only 0.6 volt regardless of power supply voltage, thus V d will no longer be limited to 0.6 volt.
- This embodiment is especially useful in circuits where large transistors are needed, such as in clock drivers and large buffers. The purpose of this connection is that the large transistor will have a much higher current drive than that of a regular transistor with the same size.
- FIG. 1 is a schematic representation of an SOI
- FIGS. 2A and 2B are a top view and a side view in section of one embodiment of the invention.
- FIGS. 3A, 3B are a top view and a side view in section of another embodiment of the invention.
- FIGS. 4A, 4B are a top view and a side view in section of another embodiment of the invention.
- FIG. 5 is a top view of another embodiment of the invention.
- FIG. 6 is a side view in section of another embodiment of the invention.
- FIG. 7 is a schematic representation of the invention embodied in a conventional bulk device.
- FIG. 8 is a plot of threshold voltage of an SOI NMOSFET as a function of body-source forward bias.
- FIG. 9 is a plot of subthreshold characteristics of SOI NMOSFET and PMOSFET with body grounded and body tied to the gate.
- FIG. 10 is a plot of mobility for a DTMOSFET and for a conventional MOSFET.
- FIG. 11 is a plot of drain current of an SOI NMOSFET operated as a DTMOSFET and as a conventional MOSFET.
- FIG. 13 is a plot of DTMOS inverter DC transfer characteristics.
- FIG. 14 is a plot comparing floating and grounded body SOI MOSFETs.
- FIG. 15 is a schematic of an alternative embodiment of a DTMOS device.
- DTMOS Dynamic threshold MOS
- SOI Silicon-On Insulator
- Mesa active islands were created by plasma-etching a nitride/oxide/silicon stack stopping at buried oxide. P+ polysilicon gate was used for
- silicon substrate 10 has a buried oxide layer 12 formed therein with P- silicon film 14 on layer 12.
- N+ source 16 and N+ drain 18 are formed in film 14 with a gate electrode 20 formed over gate insulation 22 and the channel region between source 16 and drain 18.
- Gate 20 and film 14 are interconnected by connection 24.
- this connection uses an oversized metal-to-P+ contact window aligned over a "hole" in the poly gate. The metal shorts the gate and the P+ region. This ensures that the body-to-gate connection does not come at the expense of a significantly larger device area.
- a similar structure is used for PMOS device except that the P+ region is replaced by an N+ region.
- FIGS. 3, 4, and 5 Other connection methods that rely on metal shorting the polysilicon gate to the body are illustrated in FIGS. 3, 4, and 5. Like elements in FIGS. 1-7 have the same reference numerals. In the regions where polysilicon gate will be connected to the body, an oxide thicker than the gate oxide may be used to minimize the overlap capacitance. Specifically, in FIGS. 2-5, this region corresponds to the area where polysilicon is next to or over the P+ silicon film.
- the floating body and the gate of the Silicon-On-Insulator (SOI) MOSFET are tied together.
- SOI Silicon-On-Insulator
- a large improvement over regular MOSFET can be achieved when gate and body voltages are kept below 0.6V. This also ensures that base current will stay negligible.
- the same idea can be used in bulk devices by connecting the well to the gate, illustrated in FIG. 7.
- particular advantage is realized in SOI, where base current and capacitances are appreciably reduced because of very small junction areas. The data presented here pertain only to the SOI devices.
- FIG. 8 illustrates the NMOS behavior, with a separate terminal sued to control the body voltage.
- the threshold voltage at zero body bias is denoted by V to .
- Body bias effect is normally considered in the reverse bias regime, where threshold voltage increases as body-to-source reverse bias is made larger.
- DTMOS is operated in the exact opposite regime. Namely, we "forward bias" the body-source junction (at less than 0.6V), forcing the threshold voltage to drop.
- FIG. 9 demonstrates this for PMOS and NMOS devices operated in DTMOS mode and in regular mode.
- Subthreshold swing is 80mV/dec in the regular devices.
- the ideal 60mV/dec swing in DTMOS is achieved due to the fact that gate (body) voltage is directly applied to the body, rather than being capacitively coupled. This is not the only improvement.
- FIG. 8 To obtain the sharpest curve (and hence the maximum V t reduction) , the highest acceptable channel doping should be used. V tf then can be adjusted to the desired value by a gate material that gives large and negative flat band voltage. A hypothetical case demonstrating this concept is shown in
- Materials with work functions in the range of 3.4eV - 3.8eV such as magnesium will be suitable for the gate.
- a gate material with a small work function should be used with NMOSFETs and gate material with a large work function should be used for PMOSFETs.
- a further advantage of DTMOS is that its carrier mobility is higher because the depletion charge is reduced and the effective normal field in the channel is lowered. This is illustrated in FIG. 10.
- FIG. 12 plots the delay of each stage versus power supply.
- the threshold voltage of devices used in the ring oscillator were high (technology A) , the optimum performance was not achieved.
- technology-B ring oscillators are not available. If the devices based on technology-B are used, the expected delay for the unloaded ring oscillator can be calculated by the following equation:
- FIG. 14 illustrates the self-generation of forward bias in a SOI MOSFET.
- This device has a four-terminal layout, with a separate body contact.
- a similar idea can be exploited in a bulk device if the well is left floating.
- power supply voltage When the device body is tied directly to the gate, power supply voltage will be limited to about 0.6V or less.
- an external bias generation circuit as illustrated in Fig. 15 includes a small transistor 30 to provide the forward body bias for a large transistor 32.
- the small transistor limits the forward body bias to only 0.6V regardless of power supply voltage, thus V dd will no longer be limited to 0.6V.
- the small transistor can be depletion-mode type or enhancement-mode type, with an appropriate gate voltage. This gate voltage can in fact be designed to be zero, so no extra power supply might be needed.
- the above scheme works particularly well for circuits where large transistors are needed, such as in clock drivers and large buffers.
- the small transistor adds negligible overhead, but provides significant current drive improvement for the large MOSFET.
Abstract
A dynamic threshold voltage IGFET such as a MOSFET is operable at voltages of 0.6 volt or less. The threshold voltage of the transistor is reduced to zero volt or less by interconnecting the gate contact (20) and the device body (14) in which the voltage controlled channel is located. Several efficient connections using through hole plating or polycrystalline silicon gate extension are disclosed. A higher power supply voltage can be used by interconnecting the gate and device body through a smaller MOSFET.
Description
DYNAMIC THRESHOLD VOLTAGE MOSFET FOR ULTRA-LOW VOLTAGE OPERATION
BACKGROUND OF THE INVENTION This invention relates generally to insulated gate field effect transistors (IGFETs) such as MOSFET devices and integrated circuits, and more particularly the invention is directed to such devices and integrated circuits which can operate at an ultra-low voltage of 0.6 volt or less. During the past few years, demand for high performance and low power digital systems has grown very rapidly. Several factors have contributed to this fast growth. First, laptop and notebook computers, and personal communication systems have gained popularity. Consequently, portable applications that traditionally required a modest performance (such as wrist watches and calculators) are now dominated by devices that demand a very high performance. The demand for portability of these new systems limits their weight and size, placing a severe constraint on their power dissipation. Second, speed, density and size of non-portable CMOS based systems have increased tremendously in recent years. Thus, power consumption, which was not a concern in these systems, now is becoming a critical parameter.
The main approach for reducing power has relied on power supply scaling. This is due to the fact that in CMOS digital circuits delivered power is proportional to the square of power supply voltage. Since power supply reduction below three times the threshold voltage (3VC) will degrade circuit speed significantly, scaling of power supply should be accompanied by threshold voltage reduction. However, the lower limit for threshold voltage is set by the amount of off- state leakage current that can be tolerated (due to standby power consideration in static circuits, and avoidance of failure in dynamic circuits and memory arrays) . It is seen
that if regular MOSFETs are used, a lower bound for power supply voltage becomes inevitable.
Silicon-on-insulator (SOI) technology offers much promise for ultra large scale integrated circuits using sub- micron gate technology. This technology employs a layer of semiconductor material overlying an insulation layer on a supporting bulk wafer. The structure can be formed by a number of well-known techniques, such as zone melting and recrystallization (ZMR) , separation by implanted oxygen (SIMOX) , and Bonded and Etchback (BESOI) . Typically, the structure comprises a film of monocrystalline silicon on a buried layer of silicon oxide in a monocrystalline silicon substrate.
The bulk silicon material in which the channel of a MOSFET device is formed is typically grounded or connected to the source region of the device. However, in SOI MOSFETs the monocrystalline silicon film is often unbiased or floating. Heretofore, a SOI MOSFET has been operated as a lateral bipolar transistor by connecting the silicon film to the gate and exploiting the extra current produced by the device.
However, this operation requires the body voltage to be larger than 0.6 volt. And since the current gain of the bipolar device is small, the extra drain (collector) current comes at the cost of excessive input (base) current, which contributes to standby current. This is contrary to a low-power operation.
SUMMARY OF THE INVENTION In accordance with the invention, an IGFET such as a MOSFET formed in an SOI structure includes a gate to body connection to reduce turn-on voltage (Vt) and extend the lower bound of power supply voltage to an ultra-low level (i.e., 0.6 volt or less). The body contact can be provided by metal through a contact window in a polysilicon gate to the underlying film. Alternatively, the polysilicon gate can contact the silicon film directly through a contact window in the gate insulation. Also, separate contacts can be provided
to the polysilicon gate, and to the body. These contacts can be shorted by the first-layer metal.
In another embodiment of the invention, an external bias generation circuit is provided so that the low threshold device can operate above 0.6 volt supply voltage. In this embodiment, a small field effect transistor provides forward body bias for a larger transistor. The small transistor limits the forward body bias to only 0.6 volt regardless of power supply voltage, thus V d will no longer be limited to 0.6 volt. This embodiment is especially useful in circuits where large transistors are needed, such as in clock drivers and large buffers. The purpose of this connection is that the large transistor will have a much higher current drive than that of a regular transistor with the same size. The invention and objects and features thereof will be more readily apparent from the following description and appended claims when taken with the drawings.
BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a schematic representation of an SOI
MOSFET in accordance with the invention.
FIGS. 2A and 2B are a top view and a side view in section of one embodiment of the invention.
FIGS. 3A, 3B are a top view and a side view in section of another embodiment of the invention.
FIGS. 4A, 4B are a top view and a side view in section of another embodiment of the invention.
FIG. 5 is a top view of another embodiment of the invention. FIG. 6 is a side view in section of another embodiment of the invention.
FIG. 7 is a schematic representation of the invention embodied in a conventional bulk device.
FIG. 8 is a plot of threshold voltage of an SOI NMOSFET as a function of body-source forward bias.
FIG. 9 is a plot of subthreshold characteristics of SOI NMOSFET and PMOSFET with body grounded and body tied to the gate.
FIG. 10 is a plot of mobility for a DTMOSFET and for a conventional MOSFET.
FIG. 11 is a plot of drain current of an SOI NMOSFET operated as a DTMOSFET and as a conventional MOSFET. FIG. 12 is a plot of delay of a 101-stage ring oscillator with the PMOS and NMOS devices in the ring being DTMOS with Tox = 10 mn, Leff = 0.3 μm, and Vto = 0.6V.
FIG. 13 is a plot of DTMOS inverter DC transfer characteristics. FIG. 14 is a plot comparing floating and grounded body SOI MOSFETs.
FIG. 15 is a schematic of an alternative embodiment of a DTMOS device.
DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS
Dynamic threshold MOS (DTMOS) devices in accordance with the invention have been fabricated on Silicon-On Insulator (SOI) substrates. Mesa active islands (MESA) were created by plasma-etching a nitride/oxide/silicon stack stopping at buried oxide. P+ polysilicon gate was used for
PMOSFETs and N+ for NMOSFETs. Oxygen plasma "ashing" was done to the gate photoresist to achieve effective channel length down to 0.2μm. A four-terminal layout was used to provide separate source, drain, gate, and body contacts. In addition to the four-terminal layout, devices with local gate-to-body connections were also fabricated as illustrated in FIG. 1 and FIG. 2.
In FIGS. 1 and 2 , silicon substrate 10 has a buried oxide layer 12 formed therein with P- silicon film 14 on layer 12. N+ source 16 and N+ drain 18 are formed in film 14 with a gate electrode 20 formed over gate insulation 22 and the channel region between source 16 and drain 18. Gate 20 and film 14 are interconnected by connection 24. For NMOS, this connection uses an oversized metal-to-P+ contact window aligned over a "hole" in the poly gate. The metal shorts the gate and the P+ region. This ensures that the body-to-gate connection does not come at the expense of a significantly
larger device area. A similar structure is used for PMOS device except that the P+ region is replaced by an N+ region.
Other connection methods that rely on metal shorting the polysilicon gate to the body are illustrated in FIGS. 3, 4, and 5. Like elements in FIGS. 1-7 have the same reference numerals. In the regions where polysilicon gate will be connected to the body, an oxide thicker than the gate oxide may be used to minimize the overlap capacitance. Specifically, in FIGS. 2-5, this region corresponds to the area where polysilicon is next to or over the P+ silicon film.
It is not necessary to use metal for shorting the body to the gate, as a buried contact can be exploited, as illustrated in FIG. 6. After gate oxidation, a thin layer of polysilicon (approximately 20nm-30nm) is deposited. Next, a new mask is used to make a contact window by etching the polysilicon layer and the underlying oxide in the selected area. Subsequently, a thick layer of poly is deposited. This polysilicon layer will be shorted to the silicon film directly in the contact window. Obviously, the silicon region where the contact is made has to be doped P+ (as shown in FIG. 6) , so that an ohmic contact to the body is formed.
In the DTMOS in accordance with the invention, the floating body and the gate of the Silicon-On-Insulator (SOI) MOSFET are tied together. A large improvement over regular MOSFET can be achieved when gate and body voltages are kept below 0.6V. This also ensures that base current will stay negligible. The same idea can be used in bulk devices by connecting the well to the gate, illustrated in FIG. 7. However, particular advantage is realized in SOI, where base current and capacitances are appreciably reduced because of very small junction areas. The data presented here pertain only to the SOI devices.
FIG. 8 illustrates the NMOS behavior, with a separate terminal sued to control the body voltage. The threshold voltage at zero body bias is denoted by Vto. Body bias effect is normally considered in the reverse bias regime, where threshold voltage increases as body-to-source reverse bias is made larger. DTMOS is operated in the exact opposite
regime. Namely, we "forward bias" the body-source junction (at less than 0.6V), forcing the threshold voltage to drop.
Specifically, this forward bias effect is achieved by connecting the gate to the body. This is shown as the V_s = Vbs line in FIG. 8. In FIG. 8, Technology-A has
Tooxx = 10nm, Na = 2.0 x 1017cm"3, and for Technology-B
Tox = 6.4nm and Na = 2.3 x 1017cm"3. A hypothetical case with Na = 6 x 1017cm~3 and Vfb = -1.25V is shown as the dashed line. The intersect of the Vt curve and the Vgs = Vbs line determines the point where gate and threshold voltages become identical. This point, which is marked as Vtf, is the DTMOS threshold voltage. This lower threshold voltage does not come at the expense of higher off-state leakage current, because at Vbs = Vgs = 0, DTMOS and a conventional device have the same Vt. In fact, they are identical in all respects and consequently have the same leakage. This is clearly seen in FIG. 9. Reduced Vtf compared to Vto is attained through a theoretically ideal subthreshold swing of 60mV/dec. FIG. 9 demonstrates this for PMOS and NMOS devices operated in DTMOS mode and in regular mode. Subthreshold swing is 80mV/dec in the regular devices. The ideal 60mV/dec swing in DTMOS is achieved due to the fact that gate (body) voltage is directly applied to the body, rather than being capacitively coupled. This is not the only improvement. As the gate of DTMOS is raised above Vtf, threshold voltage drops further. The threshold voltage reduction continues until Vgs = Vbs reaches 2^, and threshold voltage reaches its minimum value of Vt min = 2Φj-, + Vf . For example, for technology-B in FIG. 8, at Vgs = Vbs = 0.6V, Vt = 0.18V compared to Vto = 0.4V. We have included models fitting the experimental data in
FIG. 8. To obtain the sharpest curve (and hence the maximum Vt reduction) , the highest acceptable channel doping should be used. Vtf then can be adjusted to the desired value by a gate material that gives large and negative flat band voltage. A hypothetical case demonstrating this concept is shown in
FIG. 8, with doping = 6 x 1017cm"3 and Vfb = 1.25V. Materials with work functions in the range of 3.4eV - 3.8eV such as magnesium will be suitable for the gate. A gate material with
a small work function should be used with NMOSFETs and gate material with a large work function should be used for PMOSFETs.
In DTMOS operation, the upper bound for applied Vgs = Vbs is set by the amount of base current that can be tolerated. This is illustrated in FIG. 9, where PMOS and NMOS device body (base) currents are shown. At Vgs = 0.6V, base currents for both PMOS and NMOS devices are less than 2nA/μm. A further advantage of DTMOS is that its carrier mobility is higher because the depletion charge is reduced and the effective normal field in the channel is lowered. This is illustrated in FIG. 10.
Current drives of DTMOS and regular MOSFET are compared in FIG. 11, for technology-B of FIG. 8. DTMOS drain current is 2.5 times that of the regular device at V s = 0.6V, and 5.5 times that of the regular device at Vgs = 0.3V.
To further illustrate the suitability of DTMOS for ultra low voltage operation, 101-stage ring oscillators were fabricated using technology-A. FIG. 12 plots the delay of each stage versus power supply. We emphasize that since the threshold voltage of devices used in the ring oscillator were high (technology A) , the optimum performance was not achieved. For technology-B, ring oscillators are not available. If the devices based on technology-B are used, the expected delay for the unloaded ring oscillator can be calculated by the following equation:
This is shown as solid squares in FIG. 12, where C = 200fF is used for Wn = 5μm and Wp = lOμm. This value for C was obtained by fitting the equation to the measured τpd of technology-A. The inverter DC transfer characteristics for technology-B is shown in FIG. 13. If we adopt the criteria of noise margin being at least 0.2Vdd, and inverter gain being at least 4, this inverter will stay operational down to Vdd = 0.2V.
The invention relies on providing the body bias externally, i . e . , using the gate voltage to forward bias the body. It is possible to use a self generation scheme to forward bias the body. When the device is ON, as the drain voltage is increased, the impact ionization current can forward bias the source-body junction. More specifically, the minority carriers generated by impact ionization accumulate at the back interface and form a equi-potential plane. Equilibrium is obtained when the number of carriers entering the body equals to that leaving the body via the forward- biased source/body diode. This will lead to a significantly reduced subthreshold swing, and lower threshold voltage. Thus, current drive of the device will be enhanced when Vgs = Vdd and Vds = Vdd. The threshold voltage reduction will not occur when the device is OFF, i . e . , Vgs = 0, because drain current will be small and impact ionization current will be negligible. FIG. 14 illustrates the self-generation of forward bias in a SOI MOSFET. This device has a four-terminal layout, with a separate body contact. We have compared the floating body against the grounded body configuration. As seen, in the floating body case, subthreshold swing is reduced and higher current drive is achieved. A similar idea can be exploited in a bulk device if the well is left floating.
When the device body is tied directly to the gate, power supply voltage will be limited to about 0.6V or less.
To remove this limitation, an external bias generation circuit as illustrated in Fig. 15 includes a small transistor 30 to provide the forward body bias for a large transistor 32. The small transistor limits the forward body bias to only 0.6V regardless of power supply voltage, thus Vdd will no longer be limited to 0.6V. The small transistor can be depletion-mode type or enhancement-mode type, with an appropriate gate voltage. This gate voltage can in fact be designed to be zero, so no extra power supply might be needed. The above scheme works particularly well for circuits where large transistors are needed, such as in clock drivers and large buffers. The small transistor adds negligible overhead, but
provides significant current drive improvement for the large MOSFET.
There has been described several embodiments of a VTMOS device in accordance with the invention. While the invention has been described with reference to the several embodiments, the description is illustrative of the invention and is not to be construed as limiting the invention. Various modifications and applications might occur to those skilled in the art without departing from the true spirit and scope of the invention as defined by the appended claims.
Claims
1. For use in an integrated circuit operable at a power supply voltage 0.6 volt or less, a dynamic threshold insulated gate field effect transistor comprising a semiconductor body region of a first conductivity type and having a surface, a source region and a drain region of a second conductivity type formed in said semiconductor body region and abutting said surface, said source region and said drain region being spaced apart with a channel region therebetween, an insulative layer on said surface over said channel region, a gate contact on said insulative layer and over said channel region, and a connector interconnecting said gate contact and said semiconductor body region.
2. The transistor as defined by claim 1 wherein said semiconductor body region comprises a doped well of said first conductivity type formed in a semiconductor substrate of opposite conductivity type.
3. The transistor as defined by claim 2 wherein said semiconductor substrate comprises monocrystalline silicon.
4. The transistor as defined by claim 1 wherein said semiconductor body region comprises a silicon film in a silicon on insulator (SOI) structure.
5. The transistor as defined by claim 4 wherein said connector comprises a metal connecting said gate contact to said silicon film through a hole in said gate contact and said insulative layer.
6. The transistor as defined by claim 4 wherein said connector comprises a metal overlapping said gate contact and an exposed portion of said silicon film extending beyond an edge of said gate contact.
7. The transistor as defined by claim 4 wherein said gate contact comprises doped polycrystalline silicon and said connector comprises an extension of said doped polycrystalline silicon contacting said silicon film.
8. The transistor as defined by claim 4 wherein said transistor is an NMOSFET and said gate contact comprises a metal having a small work function.
9. The transistor as defined by claim 4 wherein said transistor is a PMOSFET and said gate contact comprises a metal having a large work function.
10. The transistor as defined by claim 1 wherein said transistor is an NMOSFET and said gate contact comprises a metal having a small work function.
11. The transistor as defined by claim 1 wherein said transistor is a PMOSFET and said gate contact comprises a metal having a large work function.
12. The transistor as defined by claim 1 wherein said insulated gate field effect transistor comprises a MOSFET.
13. A dynamic threshold insulated gate field effect device comprising a first transistor having a source, a drain, a channel region between said source and said drain, and a gate contact overlying said channel region, a second transistor having a source, a drain, a channel region between said source and said drain, and a gate contact overlying said channel region, means interconnecting said drain of said second transistor to said gate of said first transistor, means interconnecting said source of said second transistor to said body region of said first transistor, and means for biasing said gate contact of said second transistor with an appropriate gate voltage.
14. The device as defined by claim 13 wherein said first transistor is larger than said second transistor.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/297,995 | 1994-08-30 | ||
US08/297,995 US5559368A (en) | 1994-08-30 | 1994-08-30 | Dynamic threshold voltage mosfet having gate to body connection for ultra-low voltage operation |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1996007205A1 true WO1996007205A1 (en) | 1996-03-07 |
Family
ID=23148551
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1995/006829 WO1996007205A1 (en) | 1994-08-30 | 1995-05-25 | Dynamic threshold voltage mosfet for ultra-low voltage operation |
Country Status (2)
Country | Link |
---|---|
US (2) | US5559368A (en) |
WO (1) | WO1996007205A1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0820096A2 (en) | 1996-06-28 | 1998-01-21 | Sharp Kabushiki Kaisha | Semiconductor device and method for fabricating the same |
WO1998027598A1 (en) * | 1996-12-19 | 1998-06-25 | Honeywell Inc. | Mos device having a gate to body connection formed on a soi substrate |
GB2322003A (en) * | 1997-02-07 | 1998-08-12 | Sony Corp | IGFET with controlled gate threshold voltage |
EP0951071A1 (en) * | 1996-12-04 | 1999-10-20 | Sharp Kabushiki Kaisha | Semiconductor device |
WO2000046858A1 (en) | 1999-02-05 | 2000-08-10 | Commissariat A L'energie Atomique | Mos transistor with dynamic threshold voltage equipped with a current limiting device and method for making same |
EP1102327A2 (en) * | 1999-11-15 | 2001-05-23 | Matsushita Electric Industrial Co., Ltd. | Field effect semiconductor device |
JP2005340851A (en) * | 2005-06-27 | 2005-12-08 | Sharp Corp | Semiconductor device and its manufacturing method |
Families Citing this family (187)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH1041406A (en) * | 1996-07-18 | 1998-02-13 | Mitsubishi Electric Corp | Semiconductor device |
JP3545583B2 (en) * | 1996-12-26 | 2004-07-21 | 株式会社ルネサステクノロジ | Semiconductor device and manufacturing method thereof |
JP3441330B2 (en) | 1997-02-28 | 2003-09-02 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US5936280A (en) * | 1997-04-21 | 1999-08-10 | Advanced Micro Devices, Inc. | Multilayer quadruple gate field effect transistor structure for use in integrated circuit devices |
US6166584A (en) * | 1997-06-20 | 2000-12-26 | Intel Corporation | Forward biased MOS circuits |
US6218895B1 (en) | 1997-06-20 | 2001-04-17 | Intel Corporation | Multiple well transistor circuits having forward body bias |
US6411156B1 (en) | 1997-06-20 | 2002-06-25 | Intel Corporation | Employing transistor body bias in controlling chip parameters |
US6100751A (en) * | 1997-06-20 | 2000-08-08 | Intel Corporation | Forward body biased field effect transistor providing decoupling capacitance |
US6232827B1 (en) | 1997-06-20 | 2001-05-15 | Intel Corporation | Transistors providing desired threshold voltage and reduced short channel effects with forward body bias |
US6593799B2 (en) | 1997-06-20 | 2003-07-15 | Intel Corporation | Circuit including forward body bias from supply voltage and ground nodes |
US6300819B1 (en) | 1997-06-20 | 2001-10-09 | Intel Corporation | Circuit including forward body bias from supply voltage and ground nodes |
JP3542476B2 (en) | 1997-12-01 | 2004-07-14 | 三菱電機株式会社 | CMOS circuit with SOI structure |
US6020222A (en) * | 1997-12-16 | 2000-02-01 | Advanced Micro Devices, Inc. | Silicon oxide insulator (SOI) semiconductor having selectively linked body |
US6018180A (en) | 1997-12-23 | 2000-01-25 | Advanced Micro Devices, Inc. | Transistor formation with LI overetch immunity |
US6060369A (en) * | 1997-12-23 | 2000-05-09 | Advanced Micro Devices, Inc. | Nitrogen bearing sacrificial oxide with subsequent high nitrogen dopant profile for high performance MOSFET |
US5976924A (en) * | 1997-12-30 | 1999-11-02 | Advanced Micro Devices, Inc. | Method of making a self-aligned disposable gate electrode for advanced CMOS design |
US5877521A (en) * | 1998-01-08 | 1999-03-02 | International Business Machines Corporation | SOI active pixel cell design with grounded body contact |
TW362258B (en) * | 1998-03-20 | 1999-06-21 | United Microelectronics Corp | Silicon trench contact structure on the insulation layer |
KR100267013B1 (en) * | 1998-05-27 | 2000-09-15 | 윤종용 | A semiconductor device and method of the fabricating same |
US6249027B1 (en) * | 1998-06-08 | 2001-06-19 | Sun Microsystems, Inc. | Partially depleted SOI device having a dedicated single body bias means |
JPH11355123A (en) * | 1998-06-11 | 1999-12-24 | Mitsubishi Electric Corp | Buffer using dynamic threshold value mos transistor |
DE69940737D1 (en) | 1998-06-30 | 2009-05-28 | Sharp Kk | METHOD FOR PRODUCING A SEMICONDUCTOR ARRANGEMENT |
US6307233B1 (en) | 1998-07-31 | 2001-10-23 | Texas Instruments Incorporated | Electrically isolated double gated transistor |
US6159807A (en) * | 1998-09-21 | 2000-12-12 | International Business Machines Corporation | Self-aligned dynamic threshold CMOS device |
JP3560480B2 (en) * | 1998-10-05 | 2004-09-02 | シャープ株式会社 | Static random access memory |
US6281555B1 (en) * | 1998-11-06 | 2001-08-28 | Advanced Micro Devices, Inc. | Integrated circuit having isolation structures |
US6272666B1 (en) | 1998-12-30 | 2001-08-07 | Intel Corporation | Transistor group mismatch detection and reduction |
US6484265B2 (en) | 1998-12-30 | 2002-11-19 | Intel Corporation | Software control of transistor body bias in controlling chip parameters |
US6157216A (en) * | 1999-04-22 | 2000-12-05 | International Business Machines Corporation | Circuit driver on SOI for merged logic and memory circuits |
US6213869B1 (en) | 1999-05-10 | 2001-04-10 | Advanced Micro Devices, Inc. | MOSFET-type device with higher driver current and lower steady state power dissipation |
US6271713B1 (en) | 1999-05-14 | 2001-08-07 | Intel Corporation | Dynamic threshold source follower voltage driver circuit |
US6297686B1 (en) | 1999-05-28 | 2001-10-02 | Winbond Electronics Corporation | Semiconductor integrated circuit for low-voltage high-speed operation |
GB2351390A (en) * | 1999-06-16 | 2000-12-27 | Sharp Kk | A semiconductor material comprising two dopants |
US6261878B1 (en) * | 1999-06-21 | 2001-07-17 | Intel Corporation | Integrated circuit with dynamic threshold voltage |
DE19929211B4 (en) | 1999-06-25 | 2005-10-06 | Infineon Technologies Ag | A method of manufacturing a MOS transistor and a DRAM cell array |
ATE344535T1 (en) * | 1999-07-06 | 2006-11-15 | Elmos Semiconductor Ag | CMOS COMPATIBLE SOI PROCESS |
JP2001077368A (en) * | 1999-09-03 | 2001-03-23 | Mitsubishi Electric Corp | Semiconductor device and its manufacturing method |
US6429056B1 (en) * | 1999-11-22 | 2002-08-06 | International Business Machines Corporation | Dynamic threshold voltage devices with low gate to substrate resistance |
US6383879B1 (en) | 1999-12-03 | 2002-05-07 | Agere Systems Guardian Corp. | Semiconductor device having a metal gate with a work function compatible with a semiconductor device |
US6515534B2 (en) | 1999-12-30 | 2003-02-04 | Intel Corporation | Enhanced conductivity body biased PMOS driver |
US6150286A (en) * | 2000-01-03 | 2000-11-21 | Advanced Micro Devices, Inc. | Method of making an ultra thin silicon nitride film |
US6429099B1 (en) | 2000-01-05 | 2002-08-06 | International Business Machines Corporation | Implementing contacts for bodies of semiconductor-on-insulator transistors |
US6287901B1 (en) | 2000-01-05 | 2001-09-11 | International Business Machines Corporation | Method and semiconductor structure for implementing dual plane body contacts for silicon-on-insulator (SOI) transistors |
TW473914B (en) * | 2000-01-12 | 2002-01-21 | Ibm | Buried metal body contact structure and method for fabricating SOI MOSFET devices |
US6358803B1 (en) | 2000-01-21 | 2002-03-19 | Advanced Micro Devices, Inc. | Method of fabricating a deep source/drain |
US6455903B1 (en) | 2000-01-26 | 2002-09-24 | Advanced Micro Devices, Inc. | Dual threshold voltage MOSFET by local confinement of channel depletion layer using inert ion implantation |
US6693033B2 (en) * | 2000-02-10 | 2004-02-17 | Motorola, Inc. | Method of removing an amorphous oxide from a monocrystalline surface |
US6228726B1 (en) | 2000-03-06 | 2001-05-08 | Taiwan Semiconductor Manufacturing Company | Method to suppress CMOS device latchup and improve interwell isolation |
US6433587B1 (en) | 2000-03-17 | 2002-08-13 | International Business Machines Corporation | SOI CMOS dynamic circuits having threshold voltage control |
US6326666B1 (en) | 2000-03-23 | 2001-12-04 | International Business Machines Corporation | DTCMOS circuit having improved speed |
US6420897B1 (en) * | 2000-05-30 | 2002-07-16 | International Business Machines Corporation | SOI small signal terminator and network |
US6420767B1 (en) * | 2000-06-28 | 2002-07-16 | Advanced Micro Devices, Inc. | Capacitively coupled DTMOS on SOI |
JP2002033484A (en) | 2000-07-18 | 2002-01-31 | Mitsubishi Electric Corp | Semiconductor device |
US6359298B1 (en) | 2000-07-20 | 2002-03-19 | Advanced Micro Devices, Inc. | Capacitively coupled DTMOS on SOI for multiple devices |
KR100892788B1 (en) | 2000-08-29 | 2009-04-10 | 보이스 스테이트 유니버시티 | Damascene double gated transistors and related manufacturing methods |
JP2002185011A (en) * | 2000-12-19 | 2002-06-28 | Seiko Epson Corp | Semiconductor device |
US6566848B2 (en) | 2000-12-26 | 2003-05-20 | Intel Corporation | Auto-calibrating voltage regulator with dynamic set-point capability |
US20020096683A1 (en) * | 2001-01-19 | 2002-07-25 | Motorola, Inc. | Structure and method for fabricating GaN devices utilizing the formation of a compliant substrate |
JP2002237575A (en) * | 2001-02-08 | 2002-08-23 | Sharp Corp | Semiconductor device and its manufacturing method |
US6462585B1 (en) | 2001-02-20 | 2002-10-08 | International Business Machines Corporation | High performance CPL double-gate latch |
TW200305976A (en) * | 2001-04-03 | 2003-11-01 | Matsushita Electric Ind Co Ltd | Semiconductor device and method for fabricating the same |
US6670655B2 (en) | 2001-04-18 | 2003-12-30 | International Business Machines Corporation | SOI CMOS device with body to gate connection |
US6709989B2 (en) | 2001-06-21 | 2004-03-23 | Motorola, Inc. | Method for fabricating a semiconductor structure including a metal oxide interface with silicon |
CN1395316A (en) * | 2001-07-04 | 2003-02-05 | 松下电器产业株式会社 | Semiconductor device and its manufacturing method |
US7019332B2 (en) * | 2001-07-20 | 2006-03-28 | Freescale Semiconductor, Inc. | Fabrication of a wavelength locker within a semiconductor structure |
US6693298B2 (en) | 2001-07-20 | 2004-02-17 | Motorola, Inc. | Structure and method for fabricating epitaxial semiconductor on insulator (SOI) structures and devices utilizing the formation of a compliant substrate for materials used to form same |
US20030026310A1 (en) * | 2001-08-06 | 2003-02-06 | Motorola, Inc. | Structure and method for fabrication for a lighting device |
US6639249B2 (en) * | 2001-08-06 | 2003-10-28 | Motorola, Inc. | Structure and method for fabrication for a solid-state lighting device |
US6673667B2 (en) * | 2001-08-15 | 2004-01-06 | Motorola, Inc. | Method for manufacturing a substantially integral monolithic apparatus including a plurality of semiconductor materials |
US6859102B2 (en) * | 2001-09-27 | 2005-02-22 | Powerq Technologies, Inc. | Amplifier circuit and method |
US6784744B2 (en) * | 2001-09-27 | 2004-08-31 | Powerq Technologies, Inc. | Amplifier circuits and methods |
US6804502B2 (en) | 2001-10-10 | 2004-10-12 | Peregrine Semiconductor Corporation | Switch circuit and method of switching radio frequency signals |
US6774437B2 (en) | 2002-01-07 | 2004-08-10 | International Business Machines Corporation | Fin-based double poly dynamic threshold CMOS FET with spacer gate and method of fabrication |
US20030134479A1 (en) * | 2002-01-16 | 2003-07-17 | Salling Craig T. | Eliminating substrate noise by an electrically isolated high-voltage I/O transistor |
US6677645B2 (en) | 2002-01-31 | 2004-01-13 | International Business Machines Corporation | Body contact MOSFET |
JP2003318405A (en) * | 2002-04-25 | 2003-11-07 | Mitsubishi Electric Corp | Semiconductor device and manufacturing method therefor |
JPWO2003098698A1 (en) * | 2002-05-17 | 2005-09-22 | 松下電器産業株式会社 | Semiconductor device and manufacturing method thereof |
US6933744B2 (en) * | 2002-06-11 | 2005-08-23 | The Regents Of The University Of Michigan | Low-leakage integrated circuits and dynamic logic circuits |
US7196369B2 (en) * | 2002-07-15 | 2007-03-27 | Macronix International Co., Ltd. | Plasma damage protection circuit for a semiconductor device |
US6677803B1 (en) * | 2002-08-21 | 2004-01-13 | Oki Electric Industry Co., Ltd. | Semiconductor integrated circuit device |
US7169619B2 (en) * | 2002-11-19 | 2007-01-30 | Freescale Semiconductor, Inc. | Method for fabricating semiconductor structures on vicinal substrates using a low temperature, low pressure, alkaline earth metal-rich process |
US6806202B2 (en) | 2002-12-03 | 2004-10-19 | Motorola, Inc. | Method of removing silicon oxide from a surface of a substrate |
US7205825B2 (en) * | 2002-12-09 | 2007-04-17 | Advanced Micro Devices, Inc. | Emulation of long delay chain by ring oscillator with floating body-tied body devices |
US6963090B2 (en) * | 2003-01-09 | 2005-11-08 | Freescale Semiconductor, Inc. | Enhancement mode metal-oxide-semiconductor field effect transistor |
SE0300924D0 (en) * | 2003-03-28 | 2003-03-28 | Infineon Technologies Wireless | A method to provide a triple well in an epitaxially based CMOS or BiCMOS process |
WO2005013490A1 (en) * | 2003-08-05 | 2005-02-10 | Koninklijke Philips Electronics N.V. | Switch module for a field programmable logic circuit |
KR100543004B1 (en) * | 2003-09-18 | 2006-01-20 | 삼성에스디아이 주식회사 | Flat Panel Display |
JP2005164357A (en) * | 2003-12-02 | 2005-06-23 | Seiko Instruments Inc | Voltage detection circuit |
US7045873B2 (en) * | 2003-12-08 | 2006-05-16 | International Business Machines Corporation | Dynamic threshold voltage MOSFET on SOI |
US7109532B1 (en) * | 2003-12-23 | 2006-09-19 | Lee Zachary K | High Ion/Ioff SOI MOSFET using body voltage control |
KR100585886B1 (en) * | 2004-01-27 | 2006-06-01 | 삼성전자주식회사 | Semiconductor Circuit having Dynamic Threshold Voltage |
US7248988B2 (en) * | 2004-03-01 | 2007-07-24 | Transmeta Corporation | System and method for reducing temperature variation during burn in |
EP1774620B1 (en) | 2004-06-23 | 2014-10-01 | Peregrine Semiconductor Corporation | Integrated rf front end |
JP2006066691A (en) * | 2004-08-27 | 2006-03-09 | Renesas Technology Corp | Semiconductor device and its manufacturing method |
US7170816B2 (en) * | 2004-12-16 | 2007-01-30 | Macronix International Co., Ltd. | Method and apparatus for passing charge from word lines during manufacture |
US7098513B2 (en) * | 2005-01-17 | 2006-08-29 | International Business Machines Corporation | Low trigger voltage, low leakage ESD NFET |
JP2006310625A (en) * | 2005-04-28 | 2006-11-09 | Toshiba Corp | Semiconductor memory |
US20080076371A1 (en) | 2005-07-11 | 2008-03-27 | Alexander Dribinsky | Circuit and method for controlling charge injection in radio frequency switches |
US8742502B2 (en) | 2005-07-11 | 2014-06-03 | Peregrine Semiconductor Corporation | Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction |
US9653601B2 (en) | 2005-07-11 | 2017-05-16 | Peregrine Semiconductor Corporation | Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction |
USRE48965E1 (en) | 2005-07-11 | 2022-03-08 | Psemi Corporation | Method and apparatus improving gate oxide reliability by controlling accumulated charge |
US7910993B2 (en) | 2005-07-11 | 2011-03-22 | Peregrine Semiconductor Corporation | Method and apparatus for use in improving linearity of MOSFET's using an accumulated charge sink |
US7890891B2 (en) | 2005-07-11 | 2011-02-15 | Peregrine Semiconductor Corporation | Method and apparatus improving gate oxide reliability by controlling accumulated charge |
US20070194403A1 (en) * | 2006-02-23 | 2007-08-23 | International Business Machines Corporation | Methods for fabricating semiconductor device structures with reduced susceptibility to latch-up and semiconductor device structures formed by the methods |
US7348629B2 (en) * | 2006-04-20 | 2008-03-25 | International Business Machines Corporation | Metal gated ultra short MOSFET devices |
US20080191788A1 (en) * | 2007-02-08 | 2008-08-14 | International Business Machines Corporation | Soi mosfet device with adjustable threshold voltage |
US8587062B2 (en) * | 2007-03-26 | 2013-11-19 | International Business Machines Corporation | Silicon on insulator (SOI) field effect transistors (FETs) with adjacent body contacts |
US20080290413A1 (en) * | 2007-05-21 | 2008-11-27 | International Business Machines Corporation | Soi mosfet with a metal semiconductor alloy gate-to-body bridge |
CN101681930B (en) * | 2007-06-22 | 2012-11-14 | 香港科技大学 | Polycrystalline silicon thin film transistors with bridged-grain structures |
US7910998B2 (en) * | 2007-07-11 | 2011-03-22 | United Microelectronics Corp. | Silicon controlled rectifier device for electrostatic discharge protection |
US7652947B2 (en) * | 2008-02-28 | 2010-01-26 | International Business Machines Corporation | Back-gate decode personalization |
EP3346611B1 (en) | 2008-02-28 | 2021-09-22 | pSemi Corporation | Method and apparatus for use in digitally tuning a capacitor in an integrated circuit device |
US7750682B2 (en) * | 2008-03-10 | 2010-07-06 | International Business Machines Corporation | CMOS back-gated keeper technique |
FR2932003B1 (en) * | 2008-06-02 | 2011-03-25 | Commissariat Energie Atomique | SRAM MEMORY CELL WITH INTEGRATED TRANSISTOR ON SEVERAL LEVELS AND WHOSE VT THRESHOLD VOLTAGE IS ADJUSTABLE DYNAMICALLY |
FR2932005B1 (en) * | 2008-06-02 | 2011-04-01 | Commissariat Energie Atomique | INTEGRATED TRANSISTOR CIRCUIT IN THREE DIMENSIONS HAVING DYNAMICALLY ADJUSTABLE VT THRESHOLD VOLTAGE |
US8723260B1 (en) | 2009-03-12 | 2014-05-13 | Rf Micro Devices, Inc. | Semiconductor radio frequency switch with body contact |
JP2010226003A (en) * | 2009-03-25 | 2010-10-07 | Seiko Epson Corp | Semiconductor device and method of manufacturing the same |
US8421162B2 (en) | 2009-09-30 | 2013-04-16 | Suvolta, Inc. | Advanced transistors with punch through suppression |
JP2013507000A (en) * | 2009-09-30 | 2013-02-28 | スボルタ,インコーポレーテッド | Electronic device and system, and manufacturing method and usage thereof |
US8273617B2 (en) | 2009-09-30 | 2012-09-25 | Suvolta, Inc. | Electronic devices and systems, and methods for making and using the same |
US8743577B2 (en) * | 2009-11-19 | 2014-06-03 | University Of Florida Research Foundation, Inc. | Method and apparatus for high efficiency AC/DC conversion of low voltage input |
US8530286B2 (en) | 2010-04-12 | 2013-09-10 | Suvolta, Inc. | Low power semiconductor transistor structure and method of fabrication thereof |
US8569128B2 (en) | 2010-06-21 | 2013-10-29 | Suvolta, Inc. | Semiconductor structure and method of fabrication thereof with mixed metal types |
US8759872B2 (en) | 2010-06-22 | 2014-06-24 | Suvolta, Inc. | Transistor with threshold voltage set notch and method of fabrication thereof |
US9299821B2 (en) | 2010-06-23 | 2016-03-29 | Cornell University | Gated III-V semiconductor structure and method |
US8377783B2 (en) | 2010-09-30 | 2013-02-19 | Suvolta, Inc. | Method for reducing punch-through in a transistor device |
US8404551B2 (en) | 2010-12-03 | 2013-03-26 | Suvolta, Inc. | Source/drain extension control for advanced transistors |
US8698245B2 (en) | 2010-12-14 | 2014-04-15 | International Business Machines Corporation | Partially depleted (PD) semiconductor-on-insulator (SOI) field effect transistor (FET) structure with a gate-to-body tunnel current region for threshold voltage (VT) lowering and method of forming the structure |
US8461875B1 (en) | 2011-02-18 | 2013-06-11 | Suvolta, Inc. | Digital circuits having improved transistors, and methods therefor |
US8525271B2 (en) | 2011-03-03 | 2013-09-03 | Suvolta, Inc. | Semiconductor structure with improved channel stack and method for fabrication thereof |
US8400219B2 (en) | 2011-03-24 | 2013-03-19 | Suvolta, Inc. | Analog circuits having improved transistors, and methods therefor |
US8748270B1 (en) | 2011-03-30 | 2014-06-10 | Suvolta, Inc. | Process for manufacturing an improved analog transistor |
US8796048B1 (en) | 2011-05-11 | 2014-08-05 | Suvolta, Inc. | Monitoring and measurement of thin film layers |
US8999861B1 (en) | 2011-05-11 | 2015-04-07 | Suvolta, Inc. | Semiconductor structure with substitutional boron and method for fabrication thereof |
US8811068B1 (en) | 2011-05-13 | 2014-08-19 | Suvolta, Inc. | Integrated circuit devices and methods |
US8569156B1 (en) | 2011-05-16 | 2013-10-29 | Suvolta, Inc. | Reducing or eliminating pre-amorphization in transistor manufacture |
US8735987B1 (en) | 2011-06-06 | 2014-05-27 | Suvolta, Inc. | CMOS gate stack structures and processes |
US8995204B2 (en) | 2011-06-23 | 2015-03-31 | Suvolta, Inc. | Circuit devices and methods having adjustable transistor body bias |
US8629016B1 (en) | 2011-07-26 | 2014-01-14 | Suvolta, Inc. | Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer |
WO2013022753A2 (en) | 2011-08-05 | 2013-02-14 | Suvolta, Inc. | Semiconductor devices having fin structures and fabrication methods thereof |
US8748986B1 (en) | 2011-08-05 | 2014-06-10 | Suvolta, Inc. | Electronic device with controlled threshold voltage |
US8614128B1 (en) | 2011-08-23 | 2013-12-24 | Suvolta, Inc. | CMOS structures and processes based on selective thinning |
US8645878B1 (en) | 2011-08-23 | 2014-02-04 | Suvolta, Inc. | Porting a circuit design from a first semiconductor process to a second semiconductor process |
US8713511B1 (en) | 2011-09-16 | 2014-04-29 | Suvolta, Inc. | Tools and methods for yield-aware semiconductor manufacturing process target generation |
US9236466B1 (en) | 2011-10-07 | 2016-01-12 | Mie Fujitsu Semiconductor Limited | Analog circuits having improved insulated gate transistors, and methods therefor |
US8895327B1 (en) | 2011-12-09 | 2014-11-25 | Suvolta, Inc. | Tipless transistors, short-tip transistors, and methods and circuits therefor |
US8819603B1 (en) | 2011-12-15 | 2014-08-26 | Suvolta, Inc. | Memory circuits and methods of making and designing the same |
US8883600B1 (en) | 2011-12-22 | 2014-11-11 | Suvolta, Inc. | Transistor having reduced junction leakage and methods of forming thereof |
US8599623B1 (en) | 2011-12-23 | 2013-12-03 | Suvolta, Inc. | Circuits and methods for measuring circuit elements in an integrated circuit device |
US8970289B1 (en) | 2012-01-23 | 2015-03-03 | Suvolta, Inc. | Circuits and devices for generating bi-directional body bias voltages, and methods therefor |
US8877619B1 (en) | 2012-01-23 | 2014-11-04 | Suvolta, Inc. | Process for manufacture of integrated circuits with different channel doping transistor architectures and devices therefrom |
US9093550B1 (en) | 2012-01-31 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same |
US9406567B1 (en) | 2012-02-28 | 2016-08-02 | Mie Fujitsu Semiconductor Limited | Method for fabricating multiple transistor devices on a substrate with varying threshold voltages |
US8863064B1 (en) | 2012-03-23 | 2014-10-14 | Suvolta, Inc. | SRAM cell layout structure and devices therefrom |
US9299698B2 (en) | 2012-06-27 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with multiple transistors having various threshold voltages |
US8637955B1 (en) | 2012-08-31 | 2014-01-28 | Suvolta, Inc. | Semiconductor structure with reduced junction leakage and method of fabrication thereof |
US9112057B1 (en) | 2012-09-18 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Semiconductor devices with dopant migration suppression and method of fabrication thereof |
US9041126B2 (en) | 2012-09-21 | 2015-05-26 | Mie Fujitsu Semiconductor Limited | Deeply depleted MOS transistors having a screening layer and methods thereof |
US8829616B2 (en) | 2012-10-25 | 2014-09-09 | International Business Machines Corporation | Method and structure for body contacted FET with reduced body resistance and source to drain contact leakage |
JP2016500927A (en) | 2012-10-31 | 2016-01-14 | 三重富士通セミコンダクター株式会社 | DRAM type device with low variation transistor peripheral circuit and associated method |
US8816754B1 (en) | 2012-11-02 | 2014-08-26 | Suvolta, Inc. | Body bias circuits and methods |
US9093997B1 (en) | 2012-11-15 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Slew based process and bias monitors and related methods |
US9070477B1 (en) | 2012-12-12 | 2015-06-30 | Mie Fujitsu Semiconductor Limited | Bit interleaved low voltage static random access memory (SRAM) and related methods |
US9590674B2 (en) | 2012-12-14 | 2017-03-07 | Peregrine Semiconductor Corporation | Semiconductor devices with switchable ground-body connection |
US9112484B1 (en) | 2012-12-20 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Integrated circuit process and bias monitors and related methods |
US9268885B1 (en) | 2013-02-28 | 2016-02-23 | Mie Fujitsu Semiconductor Limited | Integrated circuit device methods and models with predicted device metric variations |
US8994415B1 (en) | 2013-03-01 | 2015-03-31 | Suvolta, Inc. | Multiple VDD clock buffer |
US8988153B1 (en) | 2013-03-09 | 2015-03-24 | Suvolta, Inc. | Ring oscillator with NMOS or PMOS variation insensitivity |
US9299801B1 (en) | 2013-03-14 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Method for fabricating a transistor device with a tuned dopant profile |
US20150236748A1 (en) | 2013-03-14 | 2015-08-20 | Peregrine Semiconductor Corporation | Devices and Methods for Duplexer Loss Reduction |
US9449967B1 (en) | 2013-03-15 | 2016-09-20 | Fujitsu Semiconductor Limited | Transistor array structure |
US9112495B1 (en) | 2013-03-15 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Integrated circuit device body bias circuits and methods |
US9478571B1 (en) | 2013-05-24 | 2016-10-25 | Mie Fujitsu Semiconductor Limited | Buried channel deeply depleted channel transistor |
US8976575B1 (en) | 2013-08-29 | 2015-03-10 | Suvolta, Inc. | SRAM performance monitor |
US9406695B2 (en) | 2013-11-20 | 2016-08-02 | Peregrine Semiconductor Corporation | Circuit and method for improving ESD tolerance and switching speed |
US9490249B2 (en) | 2014-04-30 | 2016-11-08 | Macronix International Co., Ltd. | Antenna effect discharge circuit and manufacturing method |
US9710006B2 (en) | 2014-07-25 | 2017-07-18 | Mie Fujitsu Semiconductor Limited | Power up body bias circuits and methods |
US9319013B2 (en) | 2014-08-19 | 2016-04-19 | Mie Fujitsu Semiconductor Limited | Operational amplifier input offset correction with transistor threshold voltage adjustment |
US9831857B2 (en) | 2015-03-11 | 2017-11-28 | Peregrine Semiconductor Corporation | Power splitter with programmable output phase shift |
US9559665B2 (en) * | 2015-06-30 | 2017-01-31 | Stmicroelectronics International N.V. | Ultra-low voltage temperature threshold detector |
US9948281B2 (en) | 2016-09-02 | 2018-04-17 | Peregrine Semiconductor Corporation | Positive logic digitally tunable capacitor |
CN108630722B (en) * | 2017-03-22 | 2020-10-30 | 中芯国际集成电路制造(上海)有限公司 | Memory cell and forming method thereof, memory array structure and forming method thereof |
US10886911B2 (en) | 2018-03-28 | 2021-01-05 | Psemi Corporation | Stacked FET switch bias ladders |
US10505530B2 (en) | 2018-03-28 | 2019-12-10 | Psemi Corporation | Positive logic switch with selectable DC blocking circuit |
US10236872B1 (en) | 2018-03-28 | 2019-03-19 | Psemi Corporation | AC coupling modules for bias ladders |
US11476849B2 (en) | 2020-01-06 | 2022-10-18 | Psemi Corporation | High power positive logic switch |
US11444160B2 (en) | 2020-12-11 | 2022-09-13 | Globalfoundries U.S. Inc. | Integrated circuit (IC) structure with body contact to well with multiple diode junctions |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5272432A (en) * | 1991-05-01 | 1993-12-21 | Winbond Electronics N.A. Corporation | DAC current source with stabilizing bias |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5212104A (en) * | 1991-04-26 | 1993-05-18 | Siemens Aktiengesellschaft | Method for manufacturing an mos transistor |
JPH0536918A (en) * | 1991-07-29 | 1993-02-12 | Hitachi Ltd | Semiconductor integrated circuit device |
US5488237A (en) * | 1992-02-14 | 1996-01-30 | Sumitomo Electric Industries, Ltd. | Semiconductor device with delta-doped layer in channel region |
-
1994
- 1994-08-30 US US08/297,995 patent/US5559368A/en not_active Expired - Fee Related
-
1995
- 1995-05-25 WO PCT/US1995/006829 patent/WO1996007205A1/en active Application Filing
- 1995-09-27 US US08/534,527 patent/US5780899A/en not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5272432A (en) * | 1991-05-01 | 1993-12-21 | Winbond Electronics N.A. Corporation | DAC current source with stabilizing bias |
Non-Patent Citations (3)
Title |
---|
IEEE ELEC. DEV. LET., Vol. 14, No. 5, 5/93, PARKE et al., "Bipolar-Fet Hybrid-Mode Operation of Quarter-Micrometer SOI MOSFET'S". * |
IEEE SYMPOSIUM ON LOW POWER ELECTRONICS, 10/1994, ASSADERAGHI et al., "A Novel Silicon-On-Insulator (SOI) MOSFET for Ultra Low Voltage Operation", pages 58-59. * |
IEEE TRANS. ON ELEC. DEV., Vol. 38, No. 11, 11/91, VERDONCKT-VANDEBROEK et al., "Highgain Lateral Bipolar Action in a MOSFET Structure". * |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0820096B1 (en) * | 1996-06-28 | 2010-02-17 | Sharp Kabushiki Kaisha | Semiconductor device and method for fabricating the same |
EP0820096A2 (en) | 1996-06-28 | 1998-01-21 | Sharp Kabushiki Kaisha | Semiconductor device and method for fabricating the same |
EP0951071A4 (en) * | 1996-12-04 | 2001-03-14 | Sharp Kk | Semiconductor device |
US6288429B1 (en) | 1996-12-04 | 2001-09-11 | Sharp Kabushiki Kaisha | Semiconductor device |
EP0951071A1 (en) * | 1996-12-04 | 1999-10-20 | Sharp Kabushiki Kaisha | Semiconductor device |
WO1998027598A1 (en) * | 1996-12-19 | 1998-06-25 | Honeywell Inc. | Mos device having a gate to body connection formed on a soi substrate |
US5969564A (en) * | 1997-02-07 | 1999-10-19 | Sony Corporation | Insulated-gate field effect transistor and method for driving thereof |
GB2322003B (en) * | 1997-02-07 | 1999-06-09 | Sony Corp | Insulated-gate field effect transistor and method for driving thereof |
GB2322003A (en) * | 1997-02-07 | 1998-08-12 | Sony Corp | IGFET with controlled gate threshold voltage |
FR2789519A1 (en) * | 1999-02-05 | 2000-08-11 | Commissariat Energie Atomique | DYNAMIC THRESHOLD VOLTAGE MOS TRANSISTOR PROVIDED WITH A CURRENT LIMITER, AND METHOD FOR PRODUCING SUCH A TRANSISTOR |
WO2000046858A1 (en) | 1999-02-05 | 2000-08-10 | Commissariat A L'energie Atomique | Mos transistor with dynamic threshold voltage equipped with a current limiting device and method for making same |
US6787850B1 (en) | 1999-02-05 | 2004-09-07 | Commissariat A L'energie Atomique | Dynamic threshold voltage MOS transistor fitted with a current limiter |
EP1102327A2 (en) * | 1999-11-15 | 2001-05-23 | Matsushita Electric Industrial Co., Ltd. | Field effect semiconductor device |
EP1102327A3 (en) * | 1999-11-15 | 2004-12-29 | Matsushita Electric Industrial Co., Ltd. | Field effect semiconductor device |
JP2005340851A (en) * | 2005-06-27 | 2005-12-08 | Sharp Corp | Semiconductor device and its manufacturing method |
JP4541980B2 (en) * | 2005-06-27 | 2010-09-08 | シャープ株式会社 | Semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US5780899A (en) | 1998-07-14 |
US5559368A (en) | 1996-09-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5559368A (en) | Dynamic threshold voltage mosfet having gate to body connection for ultra-low voltage operation | |
EP0946990B1 (en) | Mos device having a gate to body connection formed on a soi substrate | |
TW530417B (en) | Semiconductor device | |
US6433609B1 (en) | Double-gate low power SOI active clamp network for single power supply and multiple power supply applications | |
KR100418643B1 (en) | Semiconductor device of soi structure | |
JP4954413B2 (en) | Thin gate oxide decoupling capacitor | |
EP0564204A2 (en) | Semiconductor device | |
US7045873B2 (en) | Dynamic threshold voltage MOSFET on SOI | |
US5672995A (en) | High speed mis-type intergrated circuit with self-regulated back bias | |
JP2939086B2 (en) | Semiconductor device | |
US20080191788A1 (en) | Soi mosfet device with adjustable threshold voltage | |
US7781808B2 (en) | Semiconductor apparatus and complimentary MIS logic circuit | |
US6204534B1 (en) | SOI MOS field effect transistor | |
JPH1168105A (en) | Semiconductor device | |
US6989569B1 (en) | MOS transistor with a controlled threshold voltage | |
US10054974B1 (en) | Current mirror devices using cascode with back-gate bias | |
US7816212B2 (en) | Method of high voltage operation of a field effect transistor | |
US20020093052A1 (en) | Semiconductor device | |
Matsumoto et al. | Thin-film quasi-SOI power MOSFET fabricated by reversed silicon wafer direct bonding | |
JP2000516769A (en) | Ultra low power-delay product NNN / PPP logic device | |
JPH0832068A (en) | Semiconductor device | |
US6677802B2 (en) | Method and apparatus for biasing body voltages | |
KR930009810B1 (en) | Semiconductor device with substrate bias circuit | |
JP3216705B2 (en) | Semiconductor device | |
US20030203544A1 (en) | CMOS transistor on thin silicon-on-insulator using accumulation as conduction mechanism |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CN JP KR |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
122 | Ep: pct application non-entry in european phase |