|Publication number||WO1990013040 A1|
|Publication date||1 Nov 1990|
|Filing date||28 Mar 1990|
|Priority date||20 Apr 1989|
|Also published as||CA2030621A1, CA2030621C, CN1046607A, DE69017741D1, DE69017741T2, EP0394206A2, EP0394206A3, EP0394206B1, US5148373|
|Publication number||PCT/1990/200, PCT/SE/1990/000200, PCT/SE/1990/00200, PCT/SE/90/000200, PCT/SE/90/00200, PCT/SE1990/000200, PCT/SE1990/00200, PCT/SE1990000200, PCT/SE199000200, PCT/SE90/000200, PCT/SE90/00200, PCT/SE90000200, PCT/SE9000200, WO 1990/013040 A1, WO 1990013040 A1, WO 1990013040A1, WO 9013040 A1, WO 9013040A1, WO-A1-1990013040, WO-A1-9013040, WO1990/013040A1, WO1990013040 A1, WO1990013040A1, WO9013040 A1, WO9013040A1|
|Inventors||Wilkinson Paul Den|
|Applicant||Telefonaktiebolaget Lm Ericsson|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (4), Classifications (3), Legal Events (3)|
|External Links: Patentscope, Espacenet|
A METHOD AND AN ARRANGEMENT FOR ACCURATE DIGITAL DETERMININATION OF THE TIME OR PHASE POSITION OF A SIGNAL PULSE TRAIN
The present invention relates to a method and an arrangement for accurate digital determination of the time or phase position of a signal pulse train relative to a fixed time or frequency referen¬ ce. The arrangement is operative to generate a digital word which corresponds to the measurement value which is current at that time and produces said value directly on its output.
Two main methods for determining the time or phase position of a signal pulse train are known to the art. These methods are known respectively as the zero-crossing timing method and the complex vector method.
When practising the zero-crossing method, the desired time information is obtained by registering the position in a referen¬ ce-divider chain at those moments when the pulse train changes sign.
The time resolution obtained with this method is quite simply one period of the highest reference frequency signal produced on the input of the reference frequency-divider chain. For example, in order to determine the phase position of a pulse train having a repetition frequency of 1 MHZ with a resolution of l degree, it would be necessary to apply a frequency of 360 MHZ to the input of the frequency-divider chain. Consequently, the logic used to determine the phase would need to be very fast, even in the case of low-frequency pulse trains of moderate resolution.
Whenpractisingthe complexvectormethod, the information desired is assumed to be included in the fundamental sine component of the pulsetrain. This sine component is filtered-out and resolved into two quadrature components, by correlation with sine and cosine reference-frequencies inbalancedmixers. Consequently, it isthen necessary to digitize the two results and to process the arc¬ tangent of their ratio in a computer in order to determine the phase.
DISCLOSURE OF THE INVENTION
The problemwith the first of thesemethods is that it requires the use of highly advanced logic, even when carrying out relatively simple phase measurements.
The problem with the second method is that imperfections in the analoguecorrelators introduceserious limitations intothemethod inpractice, and the need to process the arc-tan in a computer adds greatly to the complexity of the method.
The inventive arrangement is characterized by the inventive features set forth in the claims and solves the aforesaid pro- blems, by being operative to apply the pulse train to a pulse former (limiter) which generates a square wave having a ark/- space ratio of approximately 50/50. The square wave is applied to N-number of EXCLUSIVE-OR circuits (e.g.4) together with N-number of reference-frequency signals in the form of square waves, which signals differ in timing progressively by 1/Nth of a cycle. The requisite progressive time difference can be obtained, either by commencingwith ahigh frequency and dividing said frequency down, or by utilizing delay lines. It is unimportant to the process which of these methods is used. The mark/space ratio between the N-output signals from the EXCLUSIVE-OR circuits are mutually compared in comparison circuits in order to establish in which of N-roughphase-sectors the signal phase lies. The signal which lies nearest the pulse ratio 50/50 is then selected, filtered in a low- pass filter and digitized in an analogue/digital converter to form a binary code which provides finer phase information within the rough sector that has already been determined. The advantages afforded by the inventive arrangement over known techniques are that time measurements or determinations can be made with an accuracygreaterthan oneperiod of thehighestpossible frequency ofthe reference clock, therewithenablingthe operating frequency of the arrangement tobe increasedwithout requiring the provision of veryhigh-speed logic. Furthermore, it is not necessary for the reference clock to be related precisely to the frequency of the pulse train to be measured.
BRIEF DESCRIPTION OF THE DRAWINGS
The inventive arrangement will now be described in more detail with reference to an exemplifying embodiment thereof and with reference to the accompanying drawings, in which Figure 1 illustrates pulse-forming and time-displacement of the signals;
Figure 2 illustrates how the pulse ratio (mark/space) varies on the outputs of the EXCLUSIVE-OR circuits;
Figure 3 is a circuit diagram of an inventive comparison circuit; and
Figure 4 is a block schematic of an inventive arrangement.
BEST MODE OF CARRYING OUT THE INVENTION
As evident from Figure 1, a pulse train WT in analogue form is applied to the input of a limiter L. The limiter pulse-forms the signal so as to produce on the output of the limiter a square wave having the pulse ratio (mark/space) 50/50 . The square wave is applied to a first input of each of N number of EXCLUSIVE-OR gates, in the illustrated embodiment four gates. A reference clock signal RCL0-RCL3 is applied to a second input of each of said gates, said gates being referenced ORO-OR3. Each of these reference-clock signals are square wave signals and are mutually displaced in time and in sequence by 1/N of a cycle. The output signal from each EXCLUSIVE-OR gate is a square wave signal MSO- MS3 having twice the frequency of the input-signal frequency of respective gates and having a mark/space ratio depending on the mutual clocking of the two input signals of the gates, as evident from the diagram of Figure 2. The diagram shows variations in the mark/space ratio for the output signals MSO-MS3 from the gates ORO-OR3 as a function of pulse train clocking in relation to reference-clock timing.
Efforts to derive the mutual clocking of the two input signals from the output signal of one single EXCLUSIVE-OR gate will introduce some element of doubt, since it is impossible to ascer¬ tain positively which 180 degree range contains the phase, but this problem is solved by mutually comparing the output signals from a plurality of EXCLUSIVE-OR gates. For instance, when N e- quals 4, in accordance with the illustrated embodiment, it is possible to determine immediately within which l/8th of the reference-clock period the transitions of the input signal fall. This is effectedby comparisonbetween the mark/space ratio of the output signals of the gates ORO-OR3 in accordance with the following MIN of MAX operation: Tab3,e 1
If MSO > MS2 then let Bl = 0 else Bl = 1
If MSI > MS3 then let B2 *= 0 else B2 = 1
If MAX (MSO,MS2)> MAX (MS1,MS3) let B3 = 0 else B3=l.
Bl, B2 and B3 determine the three most significant bits in the desired time measuring process subsequent to appropriate code conversion from Gray to Binary form or some other output-signal code.
The 3-bit word Bl, B2, B3 now has a 1:1 agreement with the octant within which the zero-crossing clocking of the signal lies.
The aforesaid described Min of Max-operation can be implemented, for instance, with the aid of a combination of NPN and PNP emitter- followers, as illustrated in Figure 3, although it can, alterna¬ tively, be realized with the aid of comparison circuits (compara¬ tors) , switches and logic circuits. Figure 3 thus illustrates one method of determining the three most significant bits of the prevailing measurement value in accordance with Table 1.
In order to be able to determine the three least significant bits LSB whenmeasuring time, it is necessary to determine themark/sp¬ ace ratio of the signal on the output of at least one of the EXCLUSIVE-OR gates OR0-OR3 more accurately. In practice, it is beneficial to choose the gate whose mark/space ratio lies closest to 50/50, since this pulse form is less sensitive to distortion as a result of the restricted rise times of slow hardware logic. In this case, the three most significant bits Bl, B2, B3 determined in accordance with the aforegoing are used to select for finer an¬ alysis the pulse which has this property. This is the pulse which remains subsequent to the MIN of MAX operation.
As will be seen from Figure 4, this finer measurement of the mark/space ratio can be effected with the aid of low-pass filters LP0-LP3 for extraction of the mean value of the signal, followed by analogue /digital conversion in an A/D-converter AD. In the case of a high-speed application, a 4-bit A/D-converter of the ••FLASH"-type can be used for instance. The inputs of respective low-pass filters are connected to corresponding outputs of the EXCLUSIVE-OR circuits OR0-OR3. The filter outputs are connected to inputs of a comparison circuit CO and to the inputs of a multiplexor M. The outputs from the comparison circuit, i.e. the most significant bits Bl, B2 and B3, are applied to inputs on the multiplexor M for the purpose of controlling the selection of that gate output-signal (MS0-MS3) whose pulse ratio lies closest to 50/50. The most significant bits are also applied to inputs on a code converter CC. The code converter is constructed either of discrete logic gates or can be a look-up table in an ROM-memory. The memory address consists of the three bits B1,B2,B3 and the bits (four or more) which constitute the result of said A/D- conversion. Thememory content consists of the desired output code corresponding to each possible input bit-pattern. The output signal from the multiplexor M is applied to the input of said A/D- converter AD, the outputs of which are connected to corresponding inputs on said code converter CC, the outputs of which, in turn, deliver binary coded signals. When a 4-bit A/D-converter is combined, in this way, with the three most significant bits B1,B2,B3 an accuracy of 7 bits is obtained during the phase- measuring process. Consequently, clocking, e.g. , of a pulse train whose repetition frequency is 1 MHZ can be determined with a resolution of 1/128 μs (8 ns) without needing to utilize more than 1 MHZ reference clock-frequency.
If it is desired that a conventional binary code shall represent the timing measurement, it is necessary to convert the three most significant bits from the Gray code to binary code and to comple¬ ment the three least significant bits LSB in alternating octants. This can be effected with conventional logic, tables or software.
Binary code-representation will facilitate correction of the output value for any difference whatsoever between the reference clock and the expected frequency of the pulse train. Assume that the expected nominal frequency of the pulse train is 1000003 HZ but that the frequency of the available reference clocks is precisely 1000000 HZ. Assume for the sake of simplicity that the measuring accuracy is 7 bits and that 128 measurements are made each second. The sequence of binary values prior to correction will then have the following configuration for instance: 59,62,65, ,122,125,0,3,6,9, which illustrates a stepwise increase of 3, modulo 128, depending on said 3 HZ frequency difference. This can be corrected with the aid of a 7-bit external memory whose content is increased with 3, modulo 128, on each sampling occasion, this value being subtracted fromthemeasurementvalue prior to transmitting an output signal.
A similar technique can also be usedwhen the relationship between samplingperiod and reference-frequency deviation is more complex and can, for instance, involve increasing the word length of the memory with part quantities, or involve storing a full cycle of correction values in the memory.
This shows that arithmetic configured in software or hardware logic can be utilized for compensating non-integer relationships between the midfrequency, reference clocks and measurement frequency (sampling rate) of the pulse train. As will be evident from the aforegoing, the inventive arrangement enables a significant improvement in measuring accuracy to be achievedwithout requiringtheprovision ofveryhigh-speed logic.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|DE2654211C2 *||30 Nov 1976||2 Jan 1987||The General Electric Co. Ltd., London, Gb||Title not available|
|DE3153249C2 *||3 Jun 1981||8 Dec 1988||Ant Nachrichtentechnik Gmbh, 7150 Backnang, De||Phase discriminator arrangement|
|EP0265080A1 *||21 Sep 1987||27 Apr 1988||Nec Corporation||Device for detecting bit phase difference|
|US4178631 *||13 Feb 1978||11 Dec 1979||Tractor, Inc.||Digital phase detector and method|
|1 Nov 1990||AK||Designated states|
Kind code of ref document: A1
Designated state(s): AU CA FI JP KR NO
|22 Nov 1990||ENP||Entry into the national phase in:|
Ref country code: CA
Ref document number: 2030621
Kind code of ref document: A
Format of ref document f/p: F
|22 Nov 1990||WWE||Wipo information: entry into national phase|
Ref document number: 2030621
Country of ref document: CA