USRE45943E1 - Measurement of overlay offset in semiconductor processing - Google Patents
Measurement of overlay offset in semiconductor processing Download PDFInfo
- Publication number
- USRE45943E1 USRE45943E1 US14/120,303 US201414120303A USRE45943E US RE45943 E1 USRE45943 E1 US RE45943E1 US 201414120303 A US201414120303 A US 201414120303A US RE45943 E USRE45943 E US RE45943E
- Authority
- US
- United States
- Prior art keywords
- reflectivity
- overlay offset
- measurement
- layer
- feature
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 238000005259 measurement Methods 0.000 title claims abstract description 89
- 239000004065 semiconductor Substances 0.000 title claims abstract description 35
- 238000012545 processing Methods 0.000 title description 11
- 238000002310 reflectometry Methods 0.000 claims abstract description 102
- 230000005855 radiation Effects 0.000 claims abstract description 23
- 238000004519 manufacturing process Methods 0.000 claims abstract description 17
- 238000004364 calculation method Methods 0.000 claims abstract description 13
- 239000000758 substrate Substances 0.000 claims description 4
- 238000001459 lithography Methods 0.000 claims description 3
- 238000011065 in-situ storage Methods 0.000 claims 2
- 238000004590 computer program Methods 0.000 claims 1
- 235000012431 wafers Nutrition 0.000 description 71
- 238000000034 method Methods 0.000 description 59
- 238000013461 design Methods 0.000 description 39
- 229920002120 photoresistant polymer Polymers 0.000 description 7
- 239000000463 material Substances 0.000 description 4
- 238000001514 detection method Methods 0.000 description 2
- 238000000691 measurement method Methods 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 230000035945 sensitivity Effects 0.000 description 2
- 238000012369 In process control Methods 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- -1 etch processing Substances 0.000 description 1
- 238000010965 in-process control Methods 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 230000001678 irradiating effect Effects 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/12—Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70483—Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
- G03F7/70605—Workpiece metrology
- G03F7/70616—Monitoring the printed patterns
- G03F7/70633—Overlay, i.e. relative alignment between patterns printed by separate exposures in different layers, or in the same layer in multiple exposures or stitching
Definitions
- the present disclosure relates generally to semiconductor fabrication, and more particularly, to the measurement of overlay offset of a plurality of layers of a semiconductor substrate.
- Semiconductor devices are fabricated by creating a sequence of patterned and un-patterned layers where the features on patterned layers are spatially related to one another. Thus during fabrication, each patterned layer must be aligned with a previous patterned layer, and as such, the overlay between a first layer and a second layer must be taken into account.
- the overlay is the relative position between two or more layers of a semiconductor substrate such as, for example, a wafer.
- the alignment precision is measured as overlay offset, or the distance and direction a layer is offset from precise alignment with a previous layer. Misalignment of layers can cause performance issues and even potentially causing a device to fail due to, for example, a short caused by a misaligned interconnect layer. Therefore, it is necessary to measure the overlay offset between layers during processing to allow for possible correction.
- Alignment and alignment measurement techniques are known in the art such as, for example, the use of box-in-box alignment targets. However, many of these techniques are unable to perform to the accuracy which may be required for state-of-the-art processing. Other techniques such as, for example, scatterometry may have increased accuracy, but require substantial, complicated modeling, making the techniques cumbersome and time-consuming. Many techniques also require sizeable targets that occupy substantial space on the wafer and as such may take away potentially valuable wafer space. Overlay measurement techniques known in the art also may be disadvantageous as they may include sensitivity to the uniformity of the layers present on the substrate.
- FIG. 1a is a cross-sectional perspective view illustrating a plurality of features on a first layer of a wafer.
- FIG. 1b is a cross-sectional perspective view illustrating a plurality of features on a second layer of a wafer.
- FIG. 1c is a cross-sectional perspective view illustrating an embodiment of the overlay of the layers of FIGS. 1a and 1b .
- FIG. 1d is a cross-sectional perspective view illustrating an embodiment of the overlay of the layers of FIGS. 1a and 1b .
- FIG. 1e is a cross-sectional perspective view illustrating an embodiment of the overlay of the layers of FIGS. 1a and 1b .
- FIG. 2a is a schematic illustrating an embodiment of a design for an overlay offset measurement target.
- FIG. 2b is a schematic illustrating an embodiment of a design for an overlay offset measurement target.
- FIG. 2c is a schematic illustrating an embodiment of a design for an overlay offset measurement target.
- FIG. 3 is a schematic illustrating an embodiment of an overlay offset measurement system.
- FIG. 4a is a flow chart illustrating an embodiment of a method for processing semiconductor wafers including measurement of the overlay offset of two layers of a wafer.
- FIG. 4b is a graph illustrating an embodiment of a reflectivity profile determined using the method of FIG. 4a .
- FIG. 4c is a graph illustrating an embodiment of a reflectivity profile determined using the method of FIG. 4a .
- the present disclosure relates generally to the fabrication of semiconductor devices, and more particularly, to measuring overlay offset of a plurality of layers of a wafer. It is understood, however, that specific embodiments are provided as examples to teach the broader inventive concept, and one of ordinary skill in the art can easily apply the teaching of the present disclosure to other methods or apparatus. Also, it is understood that the methods and apparatus discussed in the present disclosure include some conventional structures and/or processes. Since these structures and processes are well known in the art, they will only be discussed in a general level of detail. Furthermore, reference numbers are repeated throughout the drawings for sake of convenience and example, and such repetition does not indicate any required combination of features or steps throughout the drawings.
- the first layer 100 includes a plurality of features 102 a and 102 b.
- the second layer 104 includes a plurality of features 106 a and 106 b. Additional features may be present and/or the features 102 a, 102 b, 106 a, and/or 106 b may have different form factors than illustrated including for example, lines of various dimensions, geometric shapes, and/or trenches.
- the features of the first layer 100 and the second layer 104 are substantially the same form factor.
- the features 102 a, 102 b, 106 a, and 106 b are defined by a mask set used in the processing of the wafer and may be fabricated using semiconductor processing methods and materials as known in the art.
- the features 102 a, 102 b, 106 a, and 106 b may be fabricated of photoresist, dielectric, oxide, metal, and/or a variety of other materials as known in the art.
- the features 102 a, 102 b, 106 a, and 106 b may be fabricated by processes including electroplating, ion implantation, deposition including chemical vapor deposition, spin coating to deposit material, etch processing, chemical mechanical polishing, and/or a variety of other processes as known in the art.
- the first layer 100 may be fabricated prior to the second layer 104 and as such the second layer 104 positioned above of the first layer 100 on the wafer.
- the first layer 100 and the second layer 104 may be adjacent one another.
- one or more additional patterned or un-patterned layers may be located between the first layer 100 and the second layer 104 .
- the wafer including the first layer 100 and the second layer 104 may include additional layers fabricated prior to the first layer 100 .
- the wafer including the first layer 100 and the second layer 104 may include a plurality of layers fabricated after the second layer 104 .
- the features 102 a, 102 b, 106 a, and 106 b may extend between and among various layers.
- a wafer segment 108 has the second layer 104 overlaying the first layer 100 .
- the wafer segment 108 has approximately no overlay offset of the first layer 100 and the second layer 104 as the features 102 a and 102 b of the first layer 100 and the features 106 a and 106 b of the second layer 104 , respectively, are substantially aligned with one another.
- an overlay offset measurement target may include the wafer segment 108 .
- FIGS. 1d and 1e embodiments of the overlay of the first layer 100 , described above with reference to FIG. 1a , and the second layer 104 , described above with reference to FIG. 1b , are illustrated.
- a wafer segment 112 and a wafer segment 114 both having the second layer 104 overlay the first layer 100 , are illustrated.
- the wafer segment 112 has an overlay offset of the first layer 100 and the second layer 104 of W 1 .
- the wafer segment 114 has an overlay offset of the first layer 100 and the second layer 104 of W 2 .
- the overlay offsets W 1 and W 2 include the distance the second layer 104 is from being directly aligned with the first layer 100 .
- the second layer 104 is offset to the right of the first layer 104 , hereinafter arbitrarily considered a positive value overlay offset for the purpose of this disclosure.
- the second layer 104 is offset to the left of the first layer 104 , hereinafter arbitrarily considered a negative value overlay offset for purposes of this disclosure.
- the overlay offsets W 1 and W 2 are process-induced overlay offsets.
- Process-induced overlay offset includes offsets arising from the misalignment of a mask, for example, the misalignment of the mask for the second layer 104 and the wafer including the first layer 100 during a photolithography process.
- the misalignment of the mask may occur because of, for example, operator error, machine malfunction, limited machine capability, and/or process variation.
- the overlay offsets W 1 and W 2 arise because they were predetermined overlay offsets.
- Predetermined overlay offset includes offsets that were intentionally designed for and included in the mask set for the wafer by, for example, shifting a feature of a second layer from alignment with a feature of a first layer.
- the overlay offsets W 1 and W 2 occur both because of predetermined overlay offset and process-induced overlay offset.
- an overlay offset measurement target includes the wafer segment 112 .
- an overlay offset measurement target includes the wafer segment 114 .
- the target designs 202 , 204 , and 206 may be included in a mask set and may be fabricated on a wafer concurrently with the semiconductor device.
- the target designs 202 , 204 , and 206 when fabricated may be used as overlay offset measurement targets.
- An overlay offset measurement target may be used to measure the overlay offset, which includes the approximate distance from precise alignment, of a plurality of layers on a wafer that includes the overlay offset measurement target.
- Each target design includes numerous cells; the target design 202 includes cells 202 a, 202 b, 202 c, and 202 d, the target design 204 includes cells 204 a, 204 b, 204 c, 204 d, 204 e, and 204 f, and the target design 206 includes cells 206 a, 206 b, 206 c, 206 d, 206 e, 206 f, 206 g, 206 h, and 206 i.
- Each cell includes a plurality of features, including at least one feature fabricated on a first layer and one feature fabricated on a second layer. The cells may include the features and layers described above with reference to FIGS.
- each cell of the target design when fabricated on the wafer, is of a size operable to allow the reflectivity of the cell when irradiated to be detected.
- the spot size of a radiation source is 1 ⁇ m and each fabricated cell size is greater than 1 ⁇ m.
- the target design 202 includes the cell 202 a having a first feature and a second feature with no predetermined overlay offset (designated as “0”), the cell 202 b located adjacent to the cell 202 a and having a first feature and a second feature with a predetermined overlay of 10 nanometers (designated as “10”), the cell 202 c located adjacent to the cell 202 b and having a first feature and a second feature with a predetermined overlay offset of 10 nanometers offset in the direction opposite the offset of cell 202 c (designated as “ ⁇ 10”), and the cell 202 d located adjacent to the cells 202 a and 202 c and having a grating (designated as “Y”).
- the grating may be a grating in a direction perpendicular to the predetermined overlay offsets (e.g. in the vertical direction) and used determine the overlay offset in that direction (e.g. the offset in the vertical direction).
- the cells 202 a, 202 b, 202 c, and 202 d include additional features.
- the features included in the cells 202 a, 202 b, 202 c, and 202 d of the target design 202 include the features 102 a, 102 b, 106 a, and/or 106 b, described above with reference to FIGS. 1a , 1 b, 1 c, 1 d, and 1 e.
- the cell 202 c design when fabricated includes the wafer segment 112 , described above in reference to FIG. 1d , and W 1 , also described above in reference to FIG. 1d , is approximately 10 nanometers. In an embodiment, the cell 202 c design when fabricated includes the wafer segment 114 , described above in reference to FIG. 1e , and W 2 , also described above in reference to FIG. 1e , is approximately 10 nanometers. In an embodiment, the cell 202 a design when fabricated includes the wafer segment 108 , described above in reference to FIG. 1c . In an embodiment, W 3 is approximately 4 ⁇ m and W 4 is approximately 4 ⁇ m.
- the target design 204 includes the cell 204 a having a first feature and a second feature with no predetermined overlay offset (designated as “0”), the cell 204 b located adjacent to the cell 204 a and having a first feature and a second feature with a predetermined overlay offset of 20 nanometers (designated as “20”), the cell 204 c located adjacent to the cell 204 b and having a first feature and a second feature with a predetermined overlay offset of 40 nanometers (designated as “40”), the cell 204 d located adjacent to the cell 204 c and having a first feature and a second feature with a predetermined overlay offset of 40 nanometers in a direction opposite the offset of the cell 204 c (designated as “ ⁇ 40”), the cell 204 e located adjacent to the cells 204 b and 204 d and having a first feature and a second feature with a predetermined overlay offset of 20 nanometers in a direction opposite the offset of the cell 204 c (designated as “ ⁇ 40”)
- the grating may be a grating oriented in a direction perpendicular to the predetermined overlay offsets (e.g. in the vertical direction) and used to determine the overlay offset in that direction (e.g. in the vertical direction).
- the features included in the cells 204 a, 204 b, 204 c, 204 d, 204 e, and 204 f of the target design 204 include the features 102 a, 102 b, 106 a, and/or 106 b as described above with reference to FIGS. 1a , 1 b, 1 c, 1 d, and 1 e.
- the cell 204 b design when fabricated includes the wafer segment 112 , described above in reference to FIG.
- the cell 204 c design when fabricated includes the wafer segment 112 , described above in reference to FIG. 1d , and W 1 , also described above in reference to FIG. 1d , is approximately 40 nanometers.
- the cell 204 d design when fabricated includes the wafer segment 114 , described above in reference to FIG. 1e , and W 2 , also described above in reference to FIG. 1e , is approximately 40 nanometers.
- the cell 204 e design when fabricated includes the wafer segment 114 , described above in reference to FIG. 1e , and W 2 , also described above in reference to FIG. 1e , also described above in reference to FIG. 1e , is approximately 40 nanometers.
- the cell 204 e design when fabricated includes the wafer segment 114 , described above in reference to FIG. 1e , and W 2 , also described above in reference to FIG.
- the cell 204 a design when fabricated includes the wafer segment 108 , described above in reference to FIG. 1c .
- W 5 is approximately 12 ⁇ m and W 6 is approximately 8 ⁇ m.
- the target design 206 includes the cell 206 a having a first feature and a second feature with no predetermined overlay offset (designated as “0”), the cell 206 b located adjacent to the cell 206 a and having a first feature and a second feature with a predetermined overlay offset of 10 nanometers (designated as “10”), the cell 206 c located adjacent to the cell 206 b and having a first feature and a second feature with a predetermined overlay offset of 20 nanometers (designated as “20”), the cell 206 d located adjacent to the cell 206 c and having a first feature and a second feature with a predetermined overlay offset of 20 nanometers in a direction opposite the offset of cell 206 c (designated as “ ⁇ 20”), the cell 206 e located adjacent the cells 206 b and 206 d and having a first feature and a second feature with a predetermined overlay offset of 10 nanometers in a direction opposite the offset of the cell 206 c
- the grating of the cell 204 f may be a grating oriented in the direction perpendicular to the predetermined overlay offsets (e.g. in the vertical direction) and used to determine the overlay offset in that direction (e.g. in the vertical direction).
- the features included in the cells 206 a, 206 b, 206 c, 206 d, 206 e, 206 f, 206 g, 206 h, and 206 i of the target design 206 include the features 102 a, 102 b, 106 a, and/or 106 b, described above with reference to FIGS. 1a , 1 b, 1 c, 1 d, and 1 e.
- the cell 206 b design when fabricated includes the wafer segment 112 , described above in reference to FIG. 1d , and W 1 , also described above in reference to FIG. 1d , is approximately 10 nanometers.
- the cell 206 c design when fabricated includes the wafer segment 112 , described above in reference to FIG. 1d , and W 1 , also described above in reference to FIG. 1d , is approximately 20 nanometers.
- the cell 206 g design when fabricated includes the wafer segment 112 , described above in reference to FIG. 1d , and W 1 , also described above in reference to FIG. 1d is approximately 5 nanometers.
- the cell 206 i design when fabricated includes the wafer segment 112 , described above in reference to FIG. 1d , and W 1 , also described above in reference to FIG. 1d , is approximately 40 nanometers. In an embodiment, the cell 206 d design when fabricated includes the wafer segment 114 , described above in reference to FIG. 1e , and W 2 , also described above in reference to FIG. 1e , is approximately 20 nanometers. In an embodiment, the cell 206 e design when fabricated includes the wafer segment 114 , described above in reference to FIG. 1e , and W 2 , also described above in reference to FIG. 1e , is approximately 10 nanometers.
- the cell 206 h design when fabricated includes the wafer segment 114 , described above in reference to FIG. 1e , and W 2 , also described above in reference to FIG. 1e , is approximately 40 nanometers.
- the cell 206 a design when fabricated includes the wafer segment 108 , described above in reference to FIG. 1c .
- W 7 is approximately 12 ⁇ m and W 8 is approximately 12 ⁇ m.
- the measurement system 300 includes a radiation source 304 , a detector 306 , a stage 302 , and a calculation unit 308 .
- a wafer 310 is located on the stage 302 .
- the wafer 310 may include at least one overlay offset measurement target, which may be fabricated from a target design such as those described above in reference to FIGS. 2a , 2 b, and 2 c.
- the radiation source 304 is a laser.
- the radiation source 304 generates radiation 312 which irradiates the wafer 310 .
- the wafer 310 is irradiated specifically at each cell of an overlay offset measurement target located on the wafer 310 .
- the radiation 312 may be p-polarized. In another embodiment, the radiation 312 may be s-polarized. In an embodiment, the spot size of the radiation is approximately 1 ⁇ m.
- the detector 306 is operable to measure the reflectivity of the radiation 314 from the wafer 310 .
- the radiation source 304 and the detector 306 may be included in equipment used for semiconductor fabrication such as, for example, photolithography tools.
- the calculating unit 308 receives information, illustrated by the dashed line in FIG. 2 , including detected reflectivity, from the detector 306 .
- the calculating unit 308 is operable to receive, send, manipulate, and/or store data.
- the calculating unit 308 may send information to and/or receive information from other semiconductor fabrication equipment, including the radiation source 304 .
- the calculating unit 308 may be, for example, a computer, software imbedded in semiconductor manufacturing equipment including the detector 306 , and/or imbedded in process control tools and/or software.
- a method 400 for determining the process-induced overlay offset of a plurality of layers of a wafer illustrated.
- the process-induced overlay offset of a first layer and a second layer on a wafer is illustrated, though the method may be used for any plurality of layers on a wafer, adjacent or non-adjacent.
- the method 400 begins at step 402 where a mask set is prepared that includes an overlay offset measurement target which provides a plurality of features with a plurality of predetermined overlay offsets.
- the overlay offset measurement target may be fabricated using a target design such as, for example, the target designs 202 , 204 , and/or 206 , as described above in reference to FIGS.
- the overlay offset measurement target includes at least one feature on the first layer and at least one feature on the second layer such as, for example, the features 102 a, 102 b, 106 a, and/or 106 b, described above in reference to FIGS. 1a and 1b , and is used to determine the process-induced overlay offset of the first and second layers.
- the method 400 proceeds with the semiconductor fabrication process including step 404 where the first layer, including the overlay offset measurement target features located on the first layer, is fabricated.
- the method 400 then proceeds to the processing of the second layer including step 406 where photoresist is deposited and a mask for the second layer is exposed.
- this allows the fabrication of a feature formed of photoresist (PR) on the second layer of the wafer such as, for example, the feature 106 a and/or 106 b, described above with reference to FIGS. 1b , 1 c, 1 d, and 1 e.
- the method 400 includes other processing steps of the second layer and includes a feature on the second layer fabricated of substantially non-PR material.
- the method 400 then continues to step 408 where the photoresist is patterned.
- step 410 where the wafer is irradiated by a radiation source.
- the wafer may be irradiated at the location of the overlay offset measurement target.
- the reflectivity from the irradiated wafer is detected and measured in step 412 .
- This process of irradiation and detection of reflectivity may be repeated for each cell of a multiple cell overlay offset measurement target such as, for example, an overlay offset measurement target provided using the target designs 202 , 204 , and/or 206 , described above in reference to FIGS. 2a , 2 b, and 2 c.
- the irradiation and detection of reflectivity may be performed by a measurement system such as, for example, the measurement system 300 , described above in reference to FIG. 3 .
- a reflectivity profile is determined.
- the reflectivity also may be used to determine the thickness of a layer on the wafer.
- the reflectivity profile may be determined by a calculation unit of a measurement system such as, for example, the calculation unit 308 of the measurement system 300 , described above with reference to FIG. 3 .
- a plot is made of the predetermined overlay offset of a cell and the reflectivity detected from that cell. This is done for the predetermined overlay offsets in both directions (e.g. positive value overlay offsets and negative value overlay offsets as designated above).
- a pair of lines are fit to the plotted points.
- the reflectivity may decrease with an increased actual overlay offset.
- the actual overlay offset includes the sum of the process-induced overlay offset and the predetermined overlay offset.
- the reflectivity may also decrease approximately equivalently for the increase of actual overlay offset in either offset direction (e.g. positive value overlay offsets and negative value overlay offsets). As such, symmetrical lines may be fit to the plotted points.
- the method 400 then proceeds to step 414 where the process-induced overlay offset is determined.
- the intersection of the lines comprising the reflectivity profile produced in step 412 is determined.
- the intersection may designate the predetermined overlay offset that yields an actual overlay offset of approximately zero.
- the intersection may be at the point of highest reflectivity on the reflectivity profile.
- a reflectivity profile 500 ( FIG. 4b ) is generated in step 412 .
- Lines 502 and 504 are fit to the plotted points of the predetermined overlay offset and the reflectivity for each cell of the overlay offset measurement target.
- the R 2 (the correlation coefficient) of the fitted lines 502 and 504 may be approximately 0.99.
- the method 400 then continues to step 414 , where the intersection of the lines 502 and 504 is determined.
- the intersection occurs at a point referenced as 506 , which is at a reflectivity of approximately 0.46 and a predetermined overlay offset of approximately zero.
- the intersection point 506 is at the predetermined overlay offset which yields an actual overlay offset of approximately zero. In the embodiment, there is approximately zero process-induced offset for the wafer.
- the process-induced overlay offset may not be zero thus, and the point of highest reflectivity on the reflectivity profile may occur at a predetermined overlay offset other than zero.
- the reflectivity profile 600 ( FIG. 4c ) is generated in step 412 as lines 602 and 604 are fit to the plotted points of reflectivity versus predetermined overlay offset of the overlay offset measurement target provided.
- the intersection of the lines 602 and 604 is determined to be at a predetermined overlay offset of +4 nanometers, as illustrated by point 606 .
- the point 606 illustrates the predetermined overlay offset, +4 nanometers, where the actual overlay offset is approximately zero.
- the process-induced overlay offset for the wafer is approximately 4 nanometers in the direction opposite the predetermined overlay offset of point 606 , arbitrarily designated the negative direction (e.g. the second layer shifted to the left of the first layer).
- FIGS. 4b and 4c include numerous points plotted to generate the reflectivity profile. A greater number of predetermined overlay offsets and their corresponding reflectivity may allow for a more accurate estimate of the overlay offset. However, overlay offset measurement targets with fewer predetermined overlay offsets are possible and may be preferable in order to reduce the size of the overlay offset measurement target.
- the method 400 may determine the process-induced overlay offset without sensitivity to variations in thickness or density of layers present on the wafer or the wafer itself.
- the overlay offset measurement target provided in step 402 includes a grating in a direction perpendicular to the predetermined overlay offsets included in the other cells of the overlay offset measurement target, such as, for example, the cells 202 d, 204 f, 206 f, described above in reference to FIGS. 2a , 2 b, and 2 c respectively.
- the grating is also irradiated and the reflectivity determined. The reflectivity of the grating may be compared to the reflectivity curve, and the offset of the first layer and the second layer in the direction perpendicular (e.g. vertical offset) to the predetermined overlay offsets may be determined.
- the method 400 then continues to 416 where the process-induced overlay offset is evaluated to determine if it is acceptable to continue to process the wafer. If the process-induced overlay offset is acceptable, the wafer continues to step 418 where the processing of the wafer continues, as known in the art. If the process-induced overlay offset is unacceptable, the method 400 continues to step 420 where the wafer is reworked, for example, the photoresist of layer two removed and the second layer mask realigned. The method 400 the proceeds to step 406 as described above.
- the method 400 may includes steps required or desired in semiconductor processing that are not illustrated but known to one in the art. Additionally, the method 400 is but one embodiment of the use of radiation in determining the process-induced overlay offset of a wafer. The method 400 may be adapted to provide measurement of overlay offset elsewhere in the lithography process, and/or elsewhere in the semiconductor fabrication process, including, for example, in aligning a layer prior to exposing a mask for the layer, and/or measuring the overlay offset of a layer after completing the fabrication of the layer.
- a method of semiconductor manufacturing is provided.
- An overlay offset measurement target including a first feature on a first layer and a second feature on a second layer is formed.
- the first feature and the second feature have a predetermined overlay offset.
- the overlay target is irradiated.
- the reflectivity from the irradiated target is determined.
- An overlay offset for the first layer and the second layer is calculated using the determined reflectivity.
- a system for overlay offset measurement in semiconductor manufacturing is provided.
- a radiation source is provided.
- the radiation source is operable to irradiate an overlay offset measurement target.
- a detector is provided.
- the detector is operable to detect reflectivity of the irradiated overlay offset measurement target.
- a calculation unit is provided. The calculation unit is operable to determine an overlay offset using the detected reflectivity.
- a system for overlay offset measurement in semiconductor manufacturing is provided.
- a radiation source for irradiating an overlay offset measurement target is provided.
- a detector for detecting reflectivity of the irradiated overlay offset measurement target is provided.
- a calculation unit for determining an overlay offset using the detected reflectivity is provided.
- an overlay offset measurement target in another embodiment, is provided.
- the target includes a first feature and a second feature.
- the first feature and the second feature have a first predetermined overlay offset.
- the target includes a third feature and a fourth feature.
- the third feature and the fourth feature have a second predetermined overlay offset.
- the first predetermined overlay offset is different than the second predetermined overlay offset.
Abstract
A system for overlay offset measurement in semiconductor manufacturing including a radiation source, a detector, and a calculation unit. The radiation source is operable to irradiate an overlay offset measurement target. The detector is operable to detect a first reflectivity and a second reflectivity of the irradiated overlay offset measurement target. The calculation unit is operable to determine an overlay offset using the detected first and second reflectivity by determining a predetermined overlay offset amount which provides an actual offset of zero.
Description
This application is a divisional of U.S. patent application Ser. No. 11/686,078, filed Mar. 14, 2007, which is hereby incorporated by reference in its entirety.
The present disclosure relates generally to semiconductor fabrication, and more particularly, to the measurement of overlay offset of a plurality of layers of a semiconductor substrate.
Semiconductor devices are fabricated by creating a sequence of patterned and un-patterned layers where the features on patterned layers are spatially related to one another. Thus during fabrication, each patterned layer must be aligned with a previous patterned layer, and as such, the overlay between a first layer and a second layer must be taken into account. The overlay is the relative position between two or more layers of a semiconductor substrate such as, for example, a wafer. As semiconductor processes evolve to provide for smaller critical dimensions, and devices reduce in size and increase in complexity including number of layers, the alignment precision between layers becomes increasingly more important to the quality, reliability, and yield of the devices. The alignment precision is measured as overlay offset, or the distance and direction a layer is offset from precise alignment with a previous layer. Misalignment of layers can cause performance issues and even potentially causing a device to fail due to, for example, a short caused by a misaligned interconnect layer. Therefore, it is necessary to measure the overlay offset between layers during processing to allow for possible correction.
Alignment and alignment measurement techniques are known in the art such as, for example, the use of box-in-box alignment targets. However, many of these techniques are unable to perform to the accuracy which may be required for state-of-the-art processing. Other techniques such as, for example, scatterometry may have increased accuracy, but require substantial, complicated modeling, making the techniques cumbersome and time-consuming. Many techniques also require sizeable targets that occupy substantial space on the wafer and as such may take away potentially valuable wafer space. Overlay measurement techniques known in the art also may be disadvantageous as they may include sensitivity to the uniformity of the layers present on the substrate.
Accordingly, it would be desirable to provide for improved overlay offset measurement.
Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is emphasized that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
The present disclosure relates generally to the fabrication of semiconductor devices, and more particularly, to measuring overlay offset of a plurality of layers of a wafer. It is understood, however, that specific embodiments are provided as examples to teach the broader inventive concept, and one of ordinary skill in the art can easily apply the teaching of the present disclosure to other methods or apparatus. Also, it is understood that the methods and apparatus discussed in the present disclosure include some conventional structures and/or processes. Since these structures and processes are well known in the art, they will only be discussed in a general level of detail. Furthermore, reference numbers are repeated throughout the drawings for sake of convenience and example, and such repetition does not indicate any required combination of features or steps throughout the drawings.
Referring to FIGS. 1a and 1b , a first layer 100 and a second layer 104 of a semiconductor wafer are illustrated respectively. The first layer 100 includes a plurality of features 102a and 102b. The second layer 104 includes a plurality of features 106a and 106b. Additional features may be present and/or the features 102a, 102b, 106a, and/or 106b may have different form factors than illustrated including for example, lines of various dimensions, geometric shapes, and/or trenches. In an embodiment, the features of the first layer 100 and the second layer 104 are substantially the same form factor. The features 102a, 102b, 106a, and 106b are defined by a mask set used in the processing of the wafer and may be fabricated using semiconductor processing methods and materials as known in the art. For example, the features 102a, 102b, 106a, and 106b may be fabricated of photoresist, dielectric, oxide, metal, and/or a variety of other materials as known in the art. The features 102a, 102b, 106a, and 106b may be fabricated by processes including electroplating, ion implantation, deposition including chemical vapor deposition, spin coating to deposit material, etch processing, chemical mechanical polishing, and/or a variety of other processes as known in the art. The first layer 100 may be fabricated prior to the second layer 104 and as such the second layer 104 positioned above of the first layer 100 on the wafer. In an embodiment, the first layer 100 and the second layer 104 may be adjacent one another. In an embodiment, one or more additional patterned or un-patterned layers may be located between the first layer 100 and the second layer 104. In an embodiment, the wafer including the first layer 100 and the second layer 104 may include additional layers fabricated prior to the first layer 100. In an embodiment, the wafer including the first layer 100 and the second layer 104 may include a plurality of layers fabricated after the second layer 104. In an embodiment, the features 102a, 102b, 106a, and 106b may extend between and among various layers.
Referring now to FIG. 1c , an embodiment of the overlay of the first layer 100, described above with reference to FIG. 1a , and the second layer 104, described above with reference to FIG. 1b , is illustrated. A wafer segment 108 has the second layer 104 overlaying the first layer 100. The wafer segment 108 has approximately no overlay offset of the first layer 100 and the second layer 104 as the features 102a and 102b of the first layer 100 and the features 106a and 106b of the second layer 104, respectively, are substantially aligned with one another. In an embodiment, an overlay offset measurement target may include the wafer segment 108.
Referring now to FIGS. 1d and 1e , embodiments of the overlay of the first layer 100, described above with reference to FIG. 1a , and the second layer 104, described above with reference to FIG. 1b , are illustrated. Specifically, a wafer segment 112 and a wafer segment 114, both having the second layer 104 overlay the first layer 100, are illustrated. The wafer segment 112 has an overlay offset of the first layer 100 and the second layer 104 of W1. The wafer segment 114 has an overlay offset of the first layer 100 and the second layer 104 of W2. The overlay offsets W1 and W2 include the distance the second layer 104 is from being directly aligned with the first layer 100. In the illustrated embodiment of the wafer segment 112, the second layer 104 is offset to the right of the first layer 104, hereinafter arbitrarily considered a positive value overlay offset for the purpose of this disclosure. In the illustrated embodiment of the wafer segment 114, the second layer 104 is offset to the left of the first layer 104, hereinafter arbitrarily considered a negative value overlay offset for purposes of this disclosure. In an embodiment, the overlay offsets W1 and W2 are process-induced overlay offsets. Process-induced overlay offset includes offsets arising from the misalignment of a mask, for example, the misalignment of the mask for the second layer 104 and the wafer including the first layer 100 during a photolithography process. The misalignment of the mask may occur because of, for example, operator error, machine malfunction, limited machine capability, and/or process variation. In an embodiment, the overlay offsets W1 and W2 arise because they were predetermined overlay offsets. Predetermined overlay offset includes offsets that were intentionally designed for and included in the mask set for the wafer by, for example, shifting a feature of a second layer from alignment with a feature of a first layer. In an embodiment, the overlay offsets W1 and W2 occur both because of predetermined overlay offset and process-induced overlay offset. In an embodiment, an overlay offset measurement target includes the wafer segment 112. In an embodiment, an overlay offset measurement target includes the wafer segment 114.
Referring now to FIGS. 2a , 2b, and 2c, a plurality of overlay offset measurement target designs 202, 204, and 206 are illustrated. The target designs 202, 204, and 206 may be included in a mask set and may be fabricated on a wafer concurrently with the semiconductor device. The target designs 202, 204, and 206 when fabricated may be used as overlay offset measurement targets. An overlay offset measurement target may be used to measure the overlay offset, which includes the approximate distance from precise alignment, of a plurality of layers on a wafer that includes the overlay offset measurement target. Each target design includes numerous cells; the target design 202 includes cells 202a, 202b, 202c, and 202d, the target design 204 includes cells 204a, 204b, 204c, 204d, 204e, and 204f, and the target design 206 includes cells 206a, 206b, 206c, 206d, 206e, 206f, 206g, 206h, and 206i. Each cell includes a plurality of features, including at least one feature fabricated on a first layer and one feature fabricated on a second layer. The cells may include the features and layers described above with reference to FIGS. 1a , 1b, 1c, 1d, and/or 1e. The target designs 202, 204, and 206 may be fabricated on the wafer in the scribe lines between active devices, within the circuitry of the active devices, and/or elsewhere on the wafer. In an embodiment, each cell of the target design, when fabricated on the wafer, is of a size operable to allow the reflectivity of the cell when irradiated to be detected. In an embodiment, the spot size of a radiation source is 1 μm and each fabricated cell size is greater than 1 μm.
Although three embodiments of overlay offset measurement target designs are illustrated, numerous other embodiments are possible including variations in target size, cell size, predetermined overlay offsets, and/or cell configuration. In an embodiment, illustrated in FIG. 2a , the target design 202 includes the cell 202a having a first feature and a second feature with no predetermined overlay offset (designated as “0”), the cell 202b located adjacent to the cell 202a and having a first feature and a second feature with a predetermined overlay of 10 nanometers (designated as “10”), the cell 202c located adjacent to the cell 202b and having a first feature and a second feature with a predetermined overlay offset of 10 nanometers offset in the direction opposite the offset of cell 202c (designated as “−10”), and the cell 202d located adjacent to the cells 202a and 202c and having a grating (designated as “Y”). The grating may be a grating in a direction perpendicular to the predetermined overlay offsets (e.g. in the vertical direction) and used determine the overlay offset in that direction (e.g. the offset in the vertical direction). In an embodiment, the cells 202a, 202b, 202c, and 202d include additional features. In an embodiment, the features included in the cells 202a, 202b, 202c, and 202d of the target design 202 include the features 102a, 102b, 106a, and/or 106b, described above with reference to FIGS. 1a , 1b, 1c, 1d, and 1e. In an embodiment, the cell 202c design when fabricated includes the wafer segment 112, described above in reference to FIG. 1d , and W1, also described above in reference to FIG. 1d , is approximately 10 nanometers. In an embodiment, the cell 202c design when fabricated includes the wafer segment 114, described above in reference to FIG. 1e , and W2, also described above in reference to FIG. 1e , is approximately 10 nanometers. In an embodiment, the cell 202a design when fabricated includes the wafer segment 108, described above in reference to FIG. 1c . In an embodiment, W3 is approximately 4 μm and W4 is approximately 4 μm.
In an embodiment, illustrated in FIG. 2b , the target design 204 includes the cell 204a having a first feature and a second feature with no predetermined overlay offset (designated as “0”), the cell 204b located adjacent to the cell 204a and having a first feature and a second feature with a predetermined overlay offset of 20 nanometers (designated as “20”), the cell 204c located adjacent to the cell 204b and having a first feature and a second feature with a predetermined overlay offset of 40 nanometers (designated as “40”), the cell 204d located adjacent to the cell 204c and having a first feature and a second feature with a predetermined overlay offset of 40 nanometers in a direction opposite the offset of the cell 204c (designated as “−40”), the cell 204e located adjacent to the cells 204b and 204d and having a first feature and a second feature with a predetermined overlay offset of 20 nanometers in a direction opposite the offset of the cell 204b (designated as “−20”), and the cell 204f located adjacent to the cells 204a and 204e and having a grating (designated as “Y”). The grating may be a grating oriented in a direction perpendicular to the predetermined overlay offsets (e.g. in the vertical direction) and used to determine the overlay offset in that direction (e.g. in the vertical direction). In an embodiment, the features included in the cells 204a, 204b, 204c, 204d, 204e, and 204f of the target design 204 include the features 102a, 102b, 106a, and/or 106b as described above with reference to FIGS. 1a , 1b, 1c, 1d, and 1e. In an embodiment, the cell 204b design when fabricated includes the wafer segment 112, described above in reference to FIG. 1d , and W1, also described above in reference to FIG. 1d , is approximately 20 nanometers. In an embodiment, the cell 204c design when fabricated includes the wafer segment 112, described above in reference to FIG. 1d , and W1, also described above in reference to FIG. 1d , is approximately 40 nanometers. In an embodiment, the cell 204d design when fabricated includes the wafer segment 114, described above in reference to FIG. 1e , and W2, also described above in reference to FIG. 1e , is approximately 40 nanometers. In an embodiment, the cell 204e design when fabricated includes the wafer segment 114, described above in reference to FIG. 1e , and W2, also described above in reference to FIG. 1e , is approximately 20 nanometers. In an embodiment, the cell 204a design when fabricated includes the wafer segment 108, described above in reference to FIG. 1c . In an embodiment, W5 is approximately 12 μm and W6 is approximately 8 μm.
In an embodiment, illustrated in FIG. 2c , the target design 206 includes the cell 206a having a first feature and a second feature with no predetermined overlay offset (designated as “0”), the cell 206b located adjacent to the cell 206a and having a first feature and a second feature with a predetermined overlay offset of 10 nanometers (designated as “10”), the cell 206c located adjacent to the cell 206b and having a first feature and a second feature with a predetermined overlay offset of 20 nanometers (designated as “20”), the cell 206d located adjacent to the cell 206c and having a first feature and a second feature with a predetermined overlay offset of 20 nanometers in a direction opposite the offset of cell 206c (designated as “−20”), the cell 206e located adjacent the cells 206b and 206d and having a first feature and a second feature with a predetermined overlay offset of 10 nanometers in a direction opposite the offset of the cell 206b (designated as “−10”), the cell 204f located adjacent the cells 206a and 206e and having a grating (designated as “Y”), the cell 206g located adjacent to the cell 206d and having a first feature and a second feature with a predetermined offset of 40 nanometers (designated as “40”), the cell 206h located adjacent to the cells 206g and 206e and having a first feature and a second feature with a predetermined offset of 40 nanometers in a direction opposite the offset of the cell 206g, and the cell 206i located adjacent to the cells 206f and 206h and having a first feature and a second feature with a predetermined offset of 5 nanometers (designated as “5”). The grating of the cell 204f may be a grating oriented in the direction perpendicular to the predetermined overlay offsets (e.g. in the vertical direction) and used to determine the overlay offset in that direction (e.g. in the vertical direction). In an embodiment, the features included in the cells 206a, 206b, 206c, 206d, 206e, 206f, 206g, 206h, and 206i of the target design 206 include the features 102a, 102b, 106a, and/or 106b, described above with reference to FIGS. 1a , 1b, 1c, 1d, and 1e. In an embodiment, the cell 206b design when fabricated includes the wafer segment 112, described above in reference to FIG. 1d , and W1, also described above in reference to FIG. 1d , is approximately 10 nanometers. In an embodiment, the cell 206c design when fabricated includes the wafer segment 112, described above in reference to FIG. 1d , and W1, also described above in reference to FIG. 1d , is approximately 20 nanometers. In an embodiment, the cell 206g design when fabricated includes the wafer segment 112, described above in reference to FIG. 1d , and W1, also described above in reference to FIG. 1d , is approximately 5 nanometers. In an embodiment, the cell 206i design when fabricated includes the wafer segment 112, described above in reference to FIG. 1d , and W1, also described above in reference to FIG. 1d , is approximately 40 nanometers. In an embodiment, the cell 206d design when fabricated includes the wafer segment 114, described above in reference to FIG. 1e , and W2, also described above in reference to FIG. 1e , is approximately 20 nanometers. In an embodiment, the cell 206e design when fabricated includes the wafer segment 114, described above in reference to FIG. 1e , and W2, also described above in reference to FIG. 1e , is approximately 10 nanometers. In an embodiment, the cell 206h design when fabricated includes the wafer segment 114, described above in reference to FIG. 1e , and W2, also described above in reference to FIG. 1e , is approximately 40 nanometers. In an embodiment, the cell 206a design when fabricated includes the wafer segment 108, described above in reference to FIG. 1c . In an embodiment, W7 is approximately 12 μm and W8 is approximately 12 μm.
Referring now to FIG. 3 , a measurement system 300 for measuring the overlay offset of a plurality of layers on a wafer is illustrated. The measurement system 300 includes a radiation source 304, a detector 306, a stage 302, and a calculation unit 308. A wafer 310 is located on the stage 302. The wafer 310 may include at least one overlay offset measurement target, which may be fabricated from a target design such as those described above in reference to FIGS. 2a , 2b, and 2c. In an embodiment, the radiation source 304 is a laser. The radiation source 304 generates radiation 312 which irradiates the wafer 310. In an embodiment, the wafer 310 is irradiated specifically at each cell of an overlay offset measurement target located on the wafer 310. In an embodiment, the radiation 312 may be p-polarized. In another embodiment, the radiation 312 may be s-polarized. In an embodiment, the spot size of the radiation is approximately 1 μm. The detector 306 is operable to measure the reflectivity of the radiation 314 from the wafer 310. In an embodiment, the radiation source 304 and the detector 306 may be included in equipment used for semiconductor fabrication such as, for example, photolithography tools. The calculating unit 308 receives information, illustrated by the dashed line in FIG. 2 , including detected reflectivity, from the detector 306. The calculating unit 308 is operable to receive, send, manipulate, and/or store data. The calculating unit 308 may send information to and/or receive information from other semiconductor fabrication equipment, including the radiation source 304. The calculating unit 308 may be, for example, a computer, software imbedded in semiconductor manufacturing equipment including the detector 306, and/or imbedded in process control tools and/or software.
Referring now to FIGS. 4a , 4b, and 4c, a method 400 for determining the process-induced overlay offset of a plurality of layers of a wafer illustrated. In the illustrated embodiment, the process-induced overlay offset of a first layer and a second layer on a wafer is illustrated, though the method may be used for any plurality of layers on a wafer, adjacent or non-adjacent. The method 400 begins at step 402 where a mask set is prepared that includes an overlay offset measurement target which provides a plurality of features with a plurality of predetermined overlay offsets. The overlay offset measurement target may be fabricated using a target design such as, for example, the target designs 202, 204, and/or 206, as described above in reference to FIGS. 2a , 2b, and 2c. In an embodiment of the method 400, the overlay offset measurement target includes at least one feature on the first layer and at least one feature on the second layer such as, for example, the features 102a, 102b, 106a, and/or 106b, described above in reference to FIGS. 1a and 1b , and is used to determine the process-induced overlay offset of the first and second layers.
The method 400 proceeds with the semiconductor fabrication process including step 404 where the first layer, including the overlay offset measurement target features located on the first layer, is fabricated.
The method 400 then proceeds to the processing of the second layer including step 406 where photoresist is deposited and a mask for the second layer is exposed. In an embodiment, this allows the fabrication of a feature formed of photoresist (PR) on the second layer of the wafer such as, for example, the feature 106a and/or 106b, described above with reference to FIGS. 1b , 1c, 1d, and 1e. In alternative embodiments, the method 400 includes other processing steps of the second layer and includes a feature on the second layer fabricated of substantially non-PR material. The method 400 then continues to step 408 where the photoresist is patterned.
The method 400 then continues to step 410, where the wafer is irradiated by a radiation source. The wafer may be irradiated at the location of the overlay offset measurement target.
The reflectivity from the irradiated wafer is detected and measured in step 412. This process of irradiation and detection of reflectivity may be repeated for each cell of a multiple cell overlay offset measurement target such as, for example, an overlay offset measurement target provided using the target designs 202, 204, and/or 206, described above in reference to FIGS. 2a , 2b, and 2c. The irradiation and detection of reflectivity may be performed by a measurement system such as, for example, the measurement system 300, described above in reference to FIG. 3 . Thereafter, a reflectivity profile is determined. In an embodiment, the reflectivity also may be used to determine the thickness of a layer on the wafer. The reflectivity profile may be determined by a calculation unit of a measurement system such as, for example, the calculation unit 308 of the measurement system 300, described above with reference to FIG. 3 .
To determine the reflectivity profile, a plot is made of the predetermined overlay offset of a cell and the reflectivity detected from that cell. This is done for the predetermined overlay offsets in both directions (e.g. positive value overlay offsets and negative value overlay offsets as designated above). A pair of lines are fit to the plotted points. The reflectivity may decrease with an increased actual overlay offset. The actual overlay offset includes the sum of the process-induced overlay offset and the predetermined overlay offset. The reflectivity may also decrease approximately equivalently for the increase of actual overlay offset in either offset direction (e.g. positive value overlay offsets and negative value overlay offsets). As such, symmetrical lines may be fit to the plotted points.
The method 400 then proceeds to step 414 where the process-induced overlay offset is determined. The intersection of the lines comprising the reflectivity profile produced in step 412 is determined. The intersection may designate the predetermined overlay offset that yields an actual overlay offset of approximately zero. The intersection may be at the point of highest reflectivity on the reflectivity profile. By subtracting the predetermined overlay offset from the actual overlay offset, the process-induced overlay offset can be determined.
In an embodiment of the method 400, a reflectivity profile 500 (FIG. 4b ) is generated in step 412. Lines 502 and 504 are fit to the plotted points of the predetermined overlay offset and the reflectivity for each cell of the overlay offset measurement target. In an experimental embodiment, such as the reflectivity profile 500, the R2 (the correlation coefficient) of the fitted lines 502 and 504 may be approximately 0.99. The method 400 then continues to step 414, where the intersection of the lines 502 and 504 is determined. For the reflectivity profile 500, the intersection occurs at a point referenced as 506, which is at a reflectivity of approximately 0.46 and a predetermined overlay offset of approximately zero. The intersection point 506 is at the predetermined overlay offset which yields an actual overlay offset of approximately zero. In the embodiment, there is approximately zero process-induced offset for the wafer.
During production-level semiconductor processing, typically the process-induced overlay offset may not be zero thus, and the point of highest reflectivity on the reflectivity profile may occur at a predetermined overlay offset other than zero.
In another embodiment, the reflectivity profile 600 (FIG. 4c ) is generated in step 412 as lines 602 and 604 are fit to the plotted points of reflectivity versus predetermined overlay offset of the overlay offset measurement target provided. In the embodiment, in step 416 of the method 400 the intersection of the lines 602 and 604 is determined to be at a predetermined overlay offset of +4 nanometers, as illustrated by point 606. The point 606 illustrates the predetermined overlay offset, +4 nanometers, where the actual overlay offset is approximately zero. Thus, for the illustrate embodiment, the process-induced overlay offset for the wafer is approximately 4 nanometers in the direction opposite the predetermined overlay offset of point 606, arbitrarily designated the negative direction (e.g. the second layer shifted to the left of the first layer).
The embodiments illustrated in FIGS. 4b and 4c include numerous points plotted to generate the reflectivity profile. A greater number of predetermined overlay offsets and their corresponding reflectivity may allow for a more accurate estimate of the overlay offset. However, overlay offset measurement targets with fewer predetermined overlay offsets are possible and may be preferable in order to reduce the size of the overlay offset measurement target. The method 400 may determine the process-induced overlay offset without sensitivity to variations in thickness or density of layers present on the wafer or the wafer itself. In an embodiment, the overlay offset measurement target provided in step 402 includes a grating in a direction perpendicular to the predetermined overlay offsets included in the other cells of the overlay offset measurement target, such as, for example, the cells 202d, 204f, 206f, described above in reference to FIGS. 2a , 2b, and 2c respectively. In the embodiment, the grating is also irradiated and the reflectivity determined. The reflectivity of the grating may be compared to the reflectivity curve, and the offset of the first layer and the second layer in the direction perpendicular (e.g. vertical offset) to the predetermined overlay offsets may be determined.
The method 400 then continues to 416 where the process-induced overlay offset is evaluated to determine if it is acceptable to continue to process the wafer. If the process-induced overlay offset is acceptable, the wafer continues to step 418 where the processing of the wafer continues, as known in the art. If the process-induced overlay offset is unacceptable, the method 400 continues to step 420 where the wafer is reworked, for example, the photoresist of layer two removed and the second layer mask realigned. The method 400 the proceeds to step 406 as described above.
It should be noted that the method 400 may includes steps required or desired in semiconductor processing that are not illustrated but known to one in the art. Additionally, the method 400 is but one embodiment of the use of radiation in determining the process-induced overlay offset of a wafer. The method 400 may be adapted to provide measurement of overlay offset elsewhere in the lithography process, and/or elsewhere in the semiconductor fabrication process, including, for example, in aligning a layer prior to exposing a mask for the layer, and/or measuring the overlay offset of a layer after completing the fabrication of the layer.
Although only a few exemplary embodiments of this invention have been described in detail above, those skilled in the art will readily appreciate that many modifications are possible in the exemplary embodiments without materially departing from the novel teachings and advantages of this disclosure.
In one embodiment, a method of semiconductor manufacturing is provided. An overlay offset measurement target including a first feature on a first layer and a second feature on a second layer is formed. The first feature and the second feature have a predetermined overlay offset. The overlay target is irradiated. The reflectivity from the irradiated target is determined. An overlay offset for the first layer and the second layer is calculated using the determined reflectivity.
In another embodiment, a system for overlay offset measurement in semiconductor manufacturing is provided. A radiation source is provided. The radiation source is operable to irradiate an overlay offset measurement target. A detector is provided. The detector is operable to detect reflectivity of the irradiated overlay offset measurement target. A calculation unit is provided. The calculation unit is operable to determine an overlay offset using the detected reflectivity.
In another embodiment, a system for overlay offset measurement in semiconductor manufacturing is provided. A radiation source for irradiating an overlay offset measurement target is provided. A detector for detecting reflectivity of the irradiated overlay offset measurement target is provided. A calculation unit for determining an overlay offset using the detected reflectivity is provided.
In another embodiment, an overlay offset measurement target is provided. The target includes a first feature and a second feature. The first feature and the second feature have a first predetermined overlay offset. The target includes a third feature and a fourth feature. The third feature and the fourth feature have a second predetermined overlay offset. The first predetermined overlay offset is different than the second predetermined overlay offset.
Claims (23)
1. A system for overlay offset measurement in semiconductor manufacturing, comprising:
a radiation source, wherein the radiation source is operable to irradiate an overlay offset measurement target;
a detector, wherein the detector is operable to detect a first reflectivity and a second reflectivity of the irradiated overlay offset measurement target; and
a calculation unit, wherein the calculation unit is operable to determine an overlay offset using the detected first and second reflectivity by determining a predetermined overlay offset amount which provides an actual offset of zero.
2. The system of claim 1 , wherein the first reflectivity is associated with a first and a second feature of a wafer irradiated at a single wavelength.
3. The system of claim 2 , wherein the second reflectivity is associated with a third and a fourth feature of the wafer irradiated at the single wavelength.
4. The system of claim 1 , wherein the calculation unit is operable to generate a reflectivity profile which has a first axis including reflectivity at a single wavelength and a second axis including predetermined overlay offset.
5. The system of claim 4 , wherein the generating the reflectivity profile includes:
plotting the first reflectivity;
generating a first line fitted to the plotted first reflectivity;
plotting the second reflectivity; and
generating a second line fitted to the plotted second reflectivity.
6. The system of claim 5 , wherein determining the actual overlay offset of zero includes determining a value on the second axis where the first line and the second line intersect, wherein the value provides the predetermined overlay offset that corresponds to the actual overlay offset of zero.
7. The system of claim 1 , wherein the radiation source and the detector are in-situ with a lithography system.
8. The system of claim 1 , wherein the radiation source, the detector, and the calculation unit are in-situ with a lithography system.
9. An apparatus comprising a non-transitory computer-readable medium encoded with a computer program that, when executed performs the steps of:
receiving a first reflectivity measurement at a single irradiated wavelength;
receiving a second reflectivity measurement at the single irradiated wavelength;
generating a reflectivity profile which has a first axis of reflectivity at the single wavelength and a second axis of predetermined overlay offset, wherein the generating the reflectivity profile includes:
plotting the first reflectivity measurement;
generating a first line fitted to the plotted first reflectivity measurement;
plotting the second reflectivity measurement; and
generating a second line fitted to the plotted second reflectivity measurement; and
calculating an overlay offset for a first layer of a semiconductor wafer and a second layer of a semiconductor wafer from the reflectivity profile.
10. The apparatus of claim 9 , wherein the calculating the overlay offset includes determining a value on the second axis where the first line and the second line intersect, wherein the value provides a predetermined overlay offset that corresponds to an actual overlay offset of zero.
11. The apparatus of claim 9 , wherein the first reflectivity measurement is associated with a first feature on the first layer of the semiconductor wafer and a second feature on the second layer of the semiconductor wafer.
12. The apparatus of claim 11 , wherein the second reflectivity measurement is associated with a third feature on the first layer of the semiconductor wafer and fourth feature on the second layer of the semiconductor wafer.
13. The apparatus of claim 9 , further comprising:
receiving a third reflectivity measurement, wherein the third reflectivity measurement is associated with a fifth feature located on the first layer and a sixth feature located on the second layer, wherein the generating the reflectivity profile further includes plotting the third reflectivity measurement, and wherein the generating the first line includes fitting the first line to the plotted third reflectivity measurement.
14. The apparatus of claim 9 , wherein the first reflectivity measurement is associated with a first feature on the first layer of the semiconductor wafer and a second feature on the second layer of the semiconductor wafer, the first and second feature having a first predetermined overlay offset, and wherein the second reflectivity measurement is associated with a third feature on the first layer of the semiconductor wafer and fourth feature on the second layer of the semiconductor wafer, the third and fourth feature having a second predetermined overlay offset different than the first predetermined overlay offset.
15. The apparatus of claim 14 , wherein the second predetermined overlay offset is different in value and in direction than the first predetermined overlay offset.
16. The apparatus of claim 9 , wherein the calculating the predetermined overlay offset provides an actual overlay offset of approximately zero and includes selecting a predetermined overlay offset that provides for greatest reflectivity.
17. A computer readable medium comprising non-transitory computer-readable instructions to determine an overlay offset measurement in semiconductor manufacturing, the computer-readable instructions comprising instructions to perform the steps to:
receive a first reflectivity measurement;
receive a second reflectivity measurement;
receive a third reflectivity measurement, wherein each of the first, second and third reflectivity measurements are measurements taken at a single wavelength of radiation of features on a first and second layer of a semiconductor substrate having different predetermined offsets; and
calculate an overlay offset for the first layer and the second layer by determining a greatest reflectivity.
18. The non-transitory computer readable medium of claim 17 , further comprising instructions to perform the steps to:
generate a reflectivity profile which has a first axis including reflectivity at the single wavelength and a second axis including predetermined overlay offset, wherein the generating the reflectivity profile includes:
plotting the first reflectivity measurement;
plotting the third reflectivity measurement;
generating a first line fitted to the plotted first reflectivity measurement and the third reflectivity measurement; and
plotting the second reflectivity measurement; and
generating a second line fitted to the plotted second reflectivity measurement.
19. The non-transitory computer readable medium of claim 18 , wherein the calculating the overlay offset-includes using the reflectivity profile to determine the greatest reflectivity.
20. The non-transitory computer readable medium of claim 18 , wherein the calculating the overlay offset includes determining a value on the second axis where the first line and the second intersect, wherein the value provides a predetermined overlay offset that corresponds to an actual overlay offset of zero.
21. The system of claim 1, wherein:
the detector is operable to detect a third reflectivity of the irradiated overlay offset measurement target; and
the calculation unit is operable to determine the overlay offset using the detected first, second, and third reflectivity by determining a predetermined overlay offset amount which provides an actual offset of zero.
22. The apparatus of claim 9, wherein generating the reflectivity profile further includes:
plotting the first reflectivity measurement;
plotting the second reflectivity measurement; and
wherein the first line is fitted to the plotted first reflectivity measurement and the second line is fitted to the plotted second reflectivity measurement.
23. The non-transitory computer readable medium of claim 18, wherein generating the reflectivity profile further includes:
plotting the first reflectivity measurement;
plotting the third reflectivity measurement;
plotting the second reflectivity measurement; and
wherein the first line is fitted to the plotted first reflectivity measurement and third reflective measurement; and
wherein the second line is fitted to the plotted second reflectivity measurement.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/120,303 USRE45943E1 (en) | 2007-03-14 | 2014-05-14 | Measurement of overlay offset in semiconductor processing |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/686,078 US7858404B2 (en) | 2007-03-14 | 2007-03-14 | Measurement of overlay offset in semiconductor processing |
US12/957,802 US8179536B2 (en) | 2007-03-14 | 2010-12-01 | Measurement of overlay offset in semiconductor processing |
US14/120,303 USRE45943E1 (en) | 2007-03-14 | 2014-05-14 | Measurement of overlay offset in semiconductor processing |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/957,802 Reissue US8179536B2 (en) | 2007-03-14 | 2010-12-01 | Measurement of overlay offset in semiconductor processing |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE45943E1 true USRE45943E1 (en) | 2016-03-22 |
Family
ID=39763112
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/686,078 Expired - Fee Related US7858404B2 (en) | 2007-03-14 | 2007-03-14 | Measurement of overlay offset in semiconductor processing |
US12/957,802 Ceased US8179536B2 (en) | 2007-03-14 | 2010-12-01 | Measurement of overlay offset in semiconductor processing |
US14/120,303 Active 2027-04-09 USRE45943E1 (en) | 2007-03-14 | 2014-05-14 | Measurement of overlay offset in semiconductor processing |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/686,078 Expired - Fee Related US7858404B2 (en) | 2007-03-14 | 2007-03-14 | Measurement of overlay offset in semiconductor processing |
US12/957,802 Ceased US8179536B2 (en) | 2007-03-14 | 2010-12-01 | Measurement of overlay offset in semiconductor processing |
Country Status (2)
Country | Link |
---|---|
US (3) | US7858404B2 (en) |
CN (1) | CN101266937A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113124751A (en) * | 2019-12-31 | 2021-07-16 | 上海微电子装备(集团)股份有限公司 | Scattering measurement device and method |
US20220172944A1 (en) * | 2020-12-02 | 2022-06-02 | Samsung Electronics Co., Ltd. | Method of manufacturing semiconductor device |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2011012624A1 (en) * | 2009-07-31 | 2011-02-03 | Asml Netherlands B.V. | Metrology method and apparatus, lithographic system, and lithographic processing cell |
NL2005459A (en) * | 2009-12-08 | 2011-06-09 | Asml Netherlands Bv | Inspection method and apparatus, and corresponding lithographic apparatus. |
US9188876B2 (en) | 2012-02-07 | 2015-11-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of determining overlay error and control system for dynamic control of reticle position |
JP6041522B2 (en) * | 2012-04-18 | 2016-12-07 | キヤノン株式会社 | Information processing apparatus, information processing apparatus control method, program, and storage medium |
CN103247550B (en) * | 2013-05-07 | 2016-04-13 | 上海华力微电子有限公司 | The test module of monitoring program stability and method |
US10062543B2 (en) * | 2015-06-23 | 2018-08-28 | Kla-Tencor Corp. | Determining multi-patterning step overlay error |
US10983005B2 (en) | 2016-12-15 | 2021-04-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Spectroscopic overlay metrology |
DE102018117690A1 (en) | 2017-08-31 | 2019-02-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Multi-function overlay tags to reduce noise and extract focus and critical dimension information |
US10915017B2 (en) | 2017-08-31 | 2021-02-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Multi-function overlay marks for reducing noise and extracting focus and critical dimension information |
US10866508B2 (en) * | 2018-05-18 | 2020-12-15 | Taiwan Semiconductor Manufacturing Company Ltd. | Method for manufacturing photomask and semiconductor manufacturing method thereof |
US11183482B2 (en) * | 2019-09-17 | 2021-11-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Shift control method in manufacture of semiconductor device |
US10969697B1 (en) | 2019-10-18 | 2021-04-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Overlay metrology tool and methods of performing overlay measurements |
US20230114432A1 (en) * | 2020-06-22 | 2023-04-13 | Hitachi High-Tech Corporation | Dimension measurement apparatus, semiconductor manufacturing apparatus, and semiconductor device manufacturing system |
Citations (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020158193A1 (en) * | 2001-02-12 | 2002-10-31 | Abdurrahman Sezginer | Overlay alignment metrology using diffraction gratings |
US20040004726A1 (en) * | 2002-07-05 | 2004-01-08 | Abdurrahman Sezginer | Overlay targets with isolated, critical-dimension features and apparatus to measure overplay |
US6710876B1 (en) * | 2000-08-14 | 2004-03-23 | Kla-Tencor Technologies Corporation | Metrology system using optical phase |
US20040229471A1 (en) | 2001-04-10 | 2004-11-18 | Ibrahim Abdulhalim | Periodic patterns and technique to control misalignment between two layers |
US20040257571A1 (en) | 2003-02-22 | 2004-12-23 | Kla-Tencor Technologies Corporation | Apparatus and methods for detecting overlay errors using scatterometry |
US20050072945A1 (en) | 2003-03-26 | 2005-04-07 | Nikon Corporation | Substrate inspection system, substrate inspection method, and substrate inspection apparatus |
US20050105092A1 (en) | 2003-11-19 | 2005-05-19 | International Business Machines Corporation | Overlay target and measurement method using reference and sub-grids |
US6970255B1 (en) | 2003-04-23 | 2005-11-29 | Nanometrics Incorporated | Encoder measurement based on layer thickness |
US6982793B1 (en) | 2002-04-04 | 2006-01-03 | Nanometrics Incorporated | Method and apparatus for using an alignment target with designed in offset |
US6985229B2 (en) | 2002-05-30 | 2006-01-10 | Agere Systems, Inc. | Overlay metrology using scatterometry profiling |
US6992764B1 (en) * | 2002-09-30 | 2006-01-31 | Nanometrics Incorporated | Measuring an alignment target with a single polarization state |
US20060050283A1 (en) * | 2004-08-19 | 2006-03-09 | Zetetic Institute | Sub-nanometer overlay, critical dimension, and lithography tool projection optic metrology systems based on measurement of exposure induced changes in photoresist on wafers |
US20060117293A1 (en) | 2004-11-30 | 2006-06-01 | Nigel Smith | Method for designing an overlay mark |
US20060146347A1 (en) | 2004-12-30 | 2006-07-06 | Nigel Smith | Scatterometry method with characteristic signatures matching |
US7112813B2 (en) * | 2002-09-20 | 2006-09-26 | Asml Netherlands B.V. | Device inspection method and apparatus using an asymmetric marker |
US20070021860A1 (en) * | 2005-07-12 | 2007-01-25 | Asml Netherlands B.V. | Method of selecting a grid model for correcting a process recipe for grid deformations in a lithographic apparatus and lithographic assembly using the same |
US20070100529A1 (en) | 2005-10-31 | 2007-05-03 | Williams-Pyro, Inc. | Vehicle odometer using on-board diagnostic information |
US7230704B2 (en) | 2003-06-06 | 2007-06-12 | Tokyo Electron Limited | Diffracting, aperiodic targets for overlay metrology and method to detect gross overlay |
US20070233305A1 (en) * | 2006-04-04 | 2007-10-04 | Asml Netherlands B.V. | Lithographic apparatus and device manufacturing method |
US7289214B1 (en) * | 2004-11-23 | 2007-10-30 | N&K Technology, Inc. | System and method for measuring overlay alignment using diffraction gratings |
US20080018897A1 (en) * | 2006-07-20 | 2008-01-24 | Nanometrics Incorporated | Methods and apparatuses for assessing overlay error on workpieces |
US20080029913A1 (en) * | 2006-07-25 | 2008-02-07 | Taylor Ted L | Multi-layer structure for parameter measurement |
US20090116014A1 (en) * | 2005-02-25 | 2009-05-07 | Nanometrics Incorporated | Determining Overlay Error Using an In-chip Overlay Target |
US7561282B1 (en) * | 2006-03-27 | 2009-07-14 | Kla-Tencor Technologies Corporation | Techniques for determining overlay and critical dimension using a single metrology tool |
-
2007
- 2007-03-14 US US11/686,078 patent/US7858404B2/en not_active Expired - Fee Related
- 2007-07-27 CN CNA2007101376233A patent/CN101266937A/en active Pending
-
2010
- 2010-12-01 US US12/957,802 patent/US8179536B2/en not_active Ceased
-
2014
- 2014-05-14 US US14/120,303 patent/USRE45943E1/en active Active
Patent Citations (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6710876B1 (en) * | 2000-08-14 | 2004-03-23 | Kla-Tencor Technologies Corporation | Metrology system using optical phase |
US20050018190A1 (en) | 2001-02-12 | 2005-01-27 | Abdurrahman Sezginer | Overlay alignment metrology using diffraction gratings |
US7042569B2 (en) | 2001-02-12 | 2006-05-09 | Tokyo Electron Limited | Overlay alignment metrology using diffraction gratings |
US20020158193A1 (en) * | 2001-02-12 | 2002-10-31 | Abdurrahman Sezginer | Overlay alignment metrology using diffraction gratings |
US20040229471A1 (en) | 2001-04-10 | 2004-11-18 | Ibrahim Abdulhalim | Periodic patterns and technique to control misalignment between two layers |
US7230705B1 (en) * | 2002-04-04 | 2007-06-12 | Nanometrics Incorporated | Alignment target with designed in offset |
US6982793B1 (en) | 2002-04-04 | 2006-01-03 | Nanometrics Incorporated | Method and apparatus for using an alignment target with designed in offset |
US6985229B2 (en) | 2002-05-30 | 2006-01-10 | Agere Systems, Inc. | Overlay metrology using scatterometry profiling |
US20040004726A1 (en) * | 2002-07-05 | 2004-01-08 | Abdurrahman Sezginer | Overlay targets with isolated, critical-dimension features and apparatus to measure overplay |
US7112813B2 (en) * | 2002-09-20 | 2006-09-26 | Asml Netherlands B.V. | Device inspection method and apparatus using an asymmetric marker |
US6992764B1 (en) * | 2002-09-30 | 2006-01-31 | Nanometrics Incorporated | Measuring an alignment target with a single polarization state |
US20040257571A1 (en) | 2003-02-22 | 2004-12-23 | Kla-Tencor Technologies Corporation | Apparatus and methods for detecting overlay errors using scatterometry |
US7280212B2 (en) | 2003-02-22 | 2007-10-09 | Kla-Tencor Technologies Corporation | Apparatus and methods for detecting overlay errors using scatterometry |
US7330042B2 (en) | 2003-03-26 | 2008-02-12 | Nikon Corporation | Substrate inspection system, substrate inspection method, and substrate inspection apparatus |
US20050072945A1 (en) | 2003-03-26 | 2005-04-07 | Nikon Corporation | Substrate inspection system, substrate inspection method, and substrate inspection apparatus |
US6970255B1 (en) | 2003-04-23 | 2005-11-29 | Nanometrics Incorporated | Encoder measurement based on layer thickness |
US7230704B2 (en) | 2003-06-06 | 2007-06-12 | Tokyo Electron Limited | Diffracting, aperiodic targets for overlay metrology and method to detect gross overlay |
US20050105092A1 (en) | 2003-11-19 | 2005-05-19 | International Business Machines Corporation | Overlay target and measurement method using reference and sub-grids |
US6937337B2 (en) | 2003-11-19 | 2005-08-30 | International Business Machines Corporation | Overlay target and measurement method using reference and sub-grids |
US20060050283A1 (en) * | 2004-08-19 | 2006-03-09 | Zetetic Institute | Sub-nanometer overlay, critical dimension, and lithography tool projection optic metrology systems based on measurement of exposure induced changes in photoresist on wafers |
US7289214B1 (en) * | 2004-11-23 | 2007-10-30 | N&K Technology, Inc. | System and method for measuring overlay alignment using diffraction gratings |
US20060117293A1 (en) | 2004-11-30 | 2006-06-01 | Nigel Smith | Method for designing an overlay mark |
US20060146347A1 (en) | 2004-12-30 | 2006-07-06 | Nigel Smith | Scatterometry method with characteristic signatures matching |
US7532317B2 (en) | 2004-12-30 | 2009-05-12 | Industrial Technology Research Institute | Scatterometry method with characteristic signatures matching |
US20090116014A1 (en) * | 2005-02-25 | 2009-05-07 | Nanometrics Incorporated | Determining Overlay Error Using an In-chip Overlay Target |
US20070021860A1 (en) * | 2005-07-12 | 2007-01-25 | Asml Netherlands B.V. | Method of selecting a grid model for correcting a process recipe for grid deformations in a lithographic apparatus and lithographic assembly using the same |
US20070100529A1 (en) | 2005-10-31 | 2007-05-03 | Williams-Pyro, Inc. | Vehicle odometer using on-board diagnostic information |
US7561282B1 (en) * | 2006-03-27 | 2009-07-14 | Kla-Tencor Technologies Corporation | Techniques for determining overlay and critical dimension using a single metrology tool |
US20070233305A1 (en) * | 2006-04-04 | 2007-10-04 | Asml Netherlands B.V. | Lithographic apparatus and device manufacturing method |
US20080018897A1 (en) * | 2006-07-20 | 2008-01-24 | Nanometrics Incorporated | Methods and apparatuses for assessing overlay error on workpieces |
US20080029913A1 (en) * | 2006-07-25 | 2008-02-07 | Taylor Ted L | Multi-layer structure for parameter measurement |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113124751A (en) * | 2019-12-31 | 2021-07-16 | 上海微电子装备(集团)股份有限公司 | Scattering measurement device and method |
US20220172944A1 (en) * | 2020-12-02 | 2022-06-02 | Samsung Electronics Co., Ltd. | Method of manufacturing semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US8179536B2 (en) | 2012-05-15 |
US20110131007A1 (en) | 2011-06-02 |
US7858404B2 (en) | 2010-12-28 |
US20080227228A1 (en) | 2008-09-18 |
CN101266937A (en) | 2008-09-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE45943E1 (en) | Measurement of overlay offset in semiconductor processing | |
CN108886006B (en) | Semiconductor metrology utilizing information from multiple processing steps | |
TWI613512B (en) | Method, inspection apparatus and computer program product for identifying deffects in a product structure and related device manufacturing method | |
JP6524256B2 (en) | Metrology method and apparatus, computer program, and lithography system | |
TWI470374B (en) | A method of determining focus corrections, lithographic processing cell and device manufacturing method | |
US8804137B2 (en) | Unique mark and method to determine critical dimension uniformity and registration of reticles combined with wafer overlay capability | |
EP1731968B1 (en) | Method of characterizing a substrate, method of characterizing a process operation, device manufacturing method and computer program | |
US10551172B2 (en) | Metrology method, apparatus and computer program | |
KR20180058819A (en) | Measurement method, target and substrate | |
CN105934717B (en) | It is operable to measure the equipment operated, lithographic equipment and the method that measurement operation is performed to substrate to be performed to substrate | |
US11048174B2 (en) | Method of controlling a patterning process, lithographic apparatus, metrology apparatus lithographic cell and associated computer program | |
US10310388B2 (en) | Metrology method and apparatus and associated computer product | |
WO2007086511A1 (en) | Method and device for determining processing conditions, display and displaying method, processor, measuring instrument and aligner, substrate processing system, and program and information recording medium | |
JP2005217161A (en) | Structure inspection method, pattern forming method, process condition determining method, and manufacturing method of semiconductor device | |
TWI693479B (en) | Method, system and computer program product for estimating overlay on a substrate | |
US10908513B2 (en) | Metrology method and apparatus and computer program | |
KR20190058677A (en) | METHOD AND SYSTEM FOR GENERATING PROGRAMMED DEFECTS FOR USE IN MEASUREMENT MEASUREMENTS | |
US11366397B2 (en) | Method and apparatus for simulation of lithography overlay | |
JP2005188944A (en) | Line width measuring method, substrate processing method, substrate processing device, and substrate cooling process unit | |
KR102496148B1 (en) | Method for semiconductor wafer inspection and system thereof | |
US10379447B2 (en) | Method and apparatus for simulation of lithography overlay | |
US20230035488A1 (en) | Metrology method | |
US10831111B2 (en) | Metrology method and lithographic method, lithographic cell and computer program | |
TW202245090A (en) | Systems and methods for improved metrology for semiconductor device wafers | |
JP2024517055A (en) | Systems and methods for improved metrology for semiconductor device wafers - Patents.com |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |