USRE41496E1 - Boundary-scan input circuit for a reset pin - Google Patents
Boundary-scan input circuit for a reset pin Download PDFInfo
- Publication number
- USRE41496E1 USRE41496E1 US11/594,221 US59422106A USRE41496E US RE41496 E1 USRE41496 E1 US RE41496E1 US 59422106 A US59422106 A US 59422106A US RE41496 E USRE41496 E US RE41496E
- Authority
- US
- United States
- Prior art keywords
- output
- input
- logic
- reset
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318555—Control logic
Definitions
- the present invention relates to a boundary-scan circuit of an electronic device, and more particularly to a boundary-scan circuit to provide a reset signal between a reset input pin and a core logic reset input to reset the core logic in preparation for or at the completion of testing of the electronic device.
- IEEE Std. 1149.1 (1990), which is hereby incorporated by reference, to provide a standard test architecture for their products.
- the intent of the IEEE Std. 1149.1 standard is to provide compatibility of test control and data signals between devices from different manufacturers in much the same way that compatibility presently exists within major logic family, e.g. TTL, CMOS, etc.
- This standard test architecture facilitates the development of standard tests and standard test development techniques that may be reused instead of recreated every time a new electronic device is produced.
- reset input pins that are connected to their respective system or sub-system reset signals. If this system or sub-system reset signal is asserted, the core logic of the integrated circuit is asynchronously induced to a reset state.
- the reset state usually means that all memory devices, e.g. flip-flops, DRAMs, counters, etc., have their internal states reset to logic low levels. This causes the non- inverted outputs, i.e. the Q outputs, also to be at logic low levels.
- Those skilled in the art will appreciate that other definitions of a reset state are possible as long as the electronic device always assumes that predetermined state after a reset signal has been asserted at its reset input.
- a reset pin may be functionally disconnected from the core logic that it resets in normal operation. This happens frequently during boundary-scan EXTEST testing and BIST testing of the core logic of the electronic device. This is necessary in order to permit the system test circuitry to test various conductor continuities and to provide stimulation of the core logic through numerous internal logic states. The resulting logic state at the end of a test may not have any individual significance to the test circuit as long as it corresponds to a correct response to an essentially random input.
- the resulting logic state may have a totally different significance when the electronic device transitions from a test mode to normal operation.
- a random state which is an appropriate response in a test mode, may be decoded in normal operation as a very inappropriate command or data output by the electronic device when a transition is made from test mode to normal operating mode.
- a circuit apparatus providing a reset signal to core logic of an electronic device.
- This circuit apparatus includes a storage device for storing a reset control signal.
- This storage device has an output for outputting the reset control signal.
- Connected to the output of the storage device is a device for logically combining the reset control signal and a BIST control signal into a reset and-BIST control signal, which is provided at an output thereof.
- Connected to the output of the logically combining device is a device for controllably switching either a first input that is connected to a system reset signal or a second input that is connected through to the output of the logically combining device.
- the controllably switching device switches one of the input signals to an output thereof under control of a normal-or-test signal that is connected to a control input of the logically combining device.
- the output of the controllably switching device is connected to the core logic an provides the aforementioned reset signal thereto.
- the foregoing objects of the invention are achieved by providing a method for resetting core logic circuits connected to a boundary-scan input circuit in an electronic device including the steps of asserting a reset signal that resets a boundary-scan register that has an inverted output that is thereby driven to a logic high level, inverting and logically summing said logic high level output from said boundary-scan register as one input and a BIST control signal as another input to provide a logic low level output, multiplexing said logic level low output from said inverting and summing step by means of a multiplexer to provide a logic low level output of said multiplexer, and inverting and logically summing said logic low level output from said multiplexer as one input and an external-test control signal as another input to provide an internal logic high level and inverting said internal logic high level to a logic low level for resetting core logic of said electronic device.
- FIGURE is a block diagram of a boundary-scan circuit for a reset pin.
- FIG. 1 there is shown a block diagram of a boundary-scan circuit 10 having a reset input pin 11 which is connected to a system reset signal (not shown).
- the system reset signal is typically an active low, which means that the reset signal is asserted when the reset signal is at a low logic level.
- a system reset signal that is an active high would require only minor modifications to the circuit 10 .
- the pin 11 is connected to a reset input pad 13 . This connection is made by the lead frame of the electronic device or some similar conductor.
- the reset input pad is connected to one input of a 2-to-1 multiplexer 15 via line 17 .
- the 2-to-1 multiplexer may be a type MUX2 as shown in NCR ASIC Data Book 1989, published by NCR Corporation, Dayton, Ohio.
- the 2-to-1 multiplexer 15 selects, i.e. electronically switches, the system reset signal (RESET/) on line 17 when the circuit 10 is in the normal operating mode. This selection is controlled by a mode control signal (MODEI).
- MODEI When MODEI is not asserted, that is when it is at a logic low level, the 2-to-1 multiplexer 15 selects and switches the system reset signal through its internal logic devices to its output.
- MODEI when MODEI is asserted, the signal on its other input is selected and switched through internal logic devices to its output.
- This other input of the 2-to-1 multiplexer 15 is a logical combination of test reset signals, as will be described below.
- the output of 2-to-1 multiplexer 15 is connected by line 19 to OR gate 21 .
- the OR gate 21 has two inverting inputs and an inverted output.
- OR gate 15 takes each of its inputs, inverts them, takes a binary sum of the two inverted input signals to form a result and inverts this result to provide an output. With such a gate if either input is a logic low level, the inverted output will be a logic low level.
- the inverted output of OR gate 21 is connected by line 23 to reset input 25 of the core logic (not shown) of the integrated circuit which the boundary-scan circuit 10 is part of.
- Reset input 25 receives an active low reset control signal (INTERNAL RESET/) from OR gate 21 to reset the core logic circuits in either normal operation mode or test operation mode.
- Boundary-scan reset input circuit 10 includes a boundary-scan register circuit 30 .
- the Boundary-scan register circuit 30 includes a 2-to-1 multiplexer 32 that is the same type as the 2-to-1 multiplexer 15 described above.
- the 2-to-1 multiplexer 32 has one input connected by line 33 to the output signal of 2-to-1 multiplexer 15 .
- the other input of 2-to-1 multiplexer 32 is connected by line 34 to an output from a previous boundary-scan register cell (not shown) in a serial boundary-scan chain similar to those shown in IEEE 1149.1. Which input is selected and switched to the output is controlled by a shift signal (SHIFT) on the select input of 2-to-1 multiplexer 32 .
- SHIFT shift signal
- the SHIFT signal is connected to the select input by line 35 .
- the output of 2-to-1 multiplexer 15 is selected as the input of the boundary-scan circuit 30 that is switched to its output.
- the output of the previous boundary-scan register is selected as the input of the boundary-scan circuit 30 and switched to the output of 2-to-1 multiplexer 32 .
- the output of 2-to-1 multiplexer 32 is connected by line 36 to a data input of type D flip-flop 38 .
- the clock input of the type D flip- 38 is connected to the boundary-scan test clock signal, CLOCKI, by line 37 .
- CLOCKI is used to serially clock into type D flip-flop 38 data that is received on its data input and to store this received data within type D flip-flop 38 .
- CLOCKI will sample and store data that is serially shifted in from a previous boundary-scan circuit, and when it is not in boundary-scan chain mode, CLOCKI will sample and store bits that correspond to the output data levels of 2-to-1 multiplexer 15 .
- Each input that is clocked into type D flip-flop 38 will be outputted, after a brief predetermined delay, to the output thereof.
- the non-inverted output of type D flip-flop 38 is connected to a data input of a latch 40 by line 39 .
- Latch 40 is a type LATRP as shown in NCR ASIC Data Book 1989, published by NCR Corporation of Dayton, Ohio.
- the latch 40 has an active low gating input (G/) that is connected by line 42 to a boundary-scan circuit test control signal (UPDATE/). When UPDATE/ is asserted, the output logic level of the type D flip-flop 38 is stored into latch 40 .
- An inverted output of latch 40 is connected by line 44 to an OR gate 50 which will be explained below.
- the non-inverted output of type D flip-flop 38 is also connected by line 45 to a next boundary-scan register circuit (not shown) to form a boundary-scan test chain similar to the ones shown in IEEE 1149.1.
- Type D flip-flop 38 and latch 40 each have an asynchronous reset input (R/) that is connected by conductor 46 to an asynchronous test reset control signal (TRESET/).
- TRESET/ is an active low which may be asserted at anytime and if it is asserted, all of the reset-table devices it is connected to will assume the reset state. Specifically, if TRESET/ is asserted, latch 40 will assume a reset state. In a reset state, the inverted output of latch 40 will be at a logic high level, the use of which will be explained below.
- OR gate 50 has two inverting inputs. One of these inverting inputs is connected by line 44 to the inverted output of latch 40 . The other inverting input is connected by line 52 to a run BIST control signal (RUN-BIST/), which is an active low control signal.
- the output of OR gate 50 is connected by line 54 to the other input of 2-to-1 multiplexer 15 . This input is selected if the MODEI signal is a logic high, which is the MODEI signal for a test mode.
- the signal at the output of 0 R gate 50 is switched by 2-to-1 multiplexer 15 to its output, transferred by line 19 to OR gate 21 . In such a case, if the output of OR gate 50 is a logic low level, then the output of OR gate 21 will be a logic low level and the core logic will be asynchronously reset.
- the boundary-scan reset input circuit 10 also connects to an external test reset control signal (EXTEST/) by line 56 to a second inverting input of OR gate 21 .
- EXTEST/ external test reset control signal
- EXTEST/ is not asserted and MODEI is not asserted.
- RESET/ is received on pin 11 , switched through 2-to-1 multiplexer 15 and propagates through OR gate 21 to provide signal INTERNAL RESET/ which either resets or does not reset the core logic of the integrated circuit that the boundary-scan reset input circuit 10 is a part of.
- the core logic is exercised by means of boundary-scan circuits (not shown) to induce the outputs and inputs being tested to transmit and receive data from external circuitry (not shown).
- the test data inputs and outputs used in an external-test may leave the core logic in an undesirable or even hazardous logic condition.
- EXTEST/ is asserted to a logic low level as any external-test is ending. This logic low level propagates through OR gate 21 to provide a logic low level as the active low signal INTERNAL RESET/, which causes the core logic to be reset.
- EXTEST/ is not asserted so it has no influence during BIST testing.
- TRESET/ is asserted before the start of a BIST test to reset latch 40 to a logic low internal storage state. In the reset state, the inverted output of latch 40 will be a logic high level.
- BIST control signal RUNBIST/ remains negated, i.e. is at a logic high level, at this time by an external control signal.
- OR gate 50 with logic high levels inputted on lines 44 and 52 will invert these levels to logic low levels and 0 R them to result in a logic low level output on line 54 to 2-to-1 multiplexer 15 .
- MODEI changes to a logic high level which causes the output of OR gate 50 to be switched through 2-to-1 multiplexer 15 to OR gate 21 .
- the logic low level from OR gate 50 will be inverted twice as it propagates through OR gate 21 and result in a logic low level outputted as the reset signal INTERNAL RESET/ of the core logic circuit. This logic low level causes the core logic to be reset at the beginning of each BIST test.
- the BIST control signal RUNBIST/ is asserted, i.e. driven by a logic low level by some external signal.
- This logic low level is inverted by the input of the OR gate 50 to a logic high level and this logic high provides a logic high level output from OR gate 50 to the 2-to-1 multiplexer 15 .
- the 2-to-1 multiplexer 15 still has the output of OR gate 50 switched to its output, so this logic high level is outputted to line 19 by which it is inputted to OR gate 21 .
- EXTEST/ is not asserted, this logic high level will propagate through the OR gate 21 and cause the INTERNAL RESET/ core logic reset signal to be at a logic high level.
- the BIST test may run without any danger of being asynchronously reset.
- RUNBIST/ is asserted, i.e. driven to a logic high level.
- OR gate 50 with a logic high inputted on line 52 and a logic high still inputted on line 44 causes its output to 2-to-1 multiplexer 15 to be a logic low level. As previously described, this logic low level will propagate through OR gate 21 and reset the core logic again.
- the MODEI signal is negated and the 2-to-1 multiplexer switches control of the reset function to normal system operation.
- the core logic is reset at the start of each BIST test and reset at the completion of each BIST test, but before normal operation.
- boundary-scan register circuit 30 provides access for scan chain serially shifted data to an input of OR gate 50 to provide a reset signal. Then this serial scan path provides access for typical IEEE 1149.1 boundary scan test signals. Further, line 33 from the output to 2-to-1 multiplexer 15 to an input of 2-to-1 multiplexer 32 provides access for data samples from the reset path to any boundary-scan chain that boundary-scan test register circuit 30 is a part of.
Abstract
Description
Claims (32)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/594,221 USRE41496E1 (en) | 1991-09-17 | 2006-11-08 | Boundary-scan input circuit for a reset pin |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/761,141 US5260950A (en) | 1991-09-17 | 1991-09-17 | Boundary-scan input circuit for a reset pin |
US11/594,221 USRE41496E1 (en) | 1991-09-17 | 2006-11-08 | Boundary-scan input circuit for a reset pin |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US07/761,141 Reissue US5260950A (en) | 1991-09-17 | 1991-09-17 | Boundary-scan input circuit for a reset pin |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE41496E1 true USRE41496E1 (en) | 2010-08-10 |
Family
ID=25061293
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US07/761,141 Ceased US5260950A (en) | 1991-09-17 | 1991-09-17 | Boundary-scan input circuit for a reset pin |
US11/594,221 Expired - Lifetime USRE41496E1 (en) | 1991-09-17 | 2006-11-08 | Boundary-scan input circuit for a reset pin |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US07/761,141 Ceased US5260950A (en) | 1991-09-17 | 1991-09-17 | Boundary-scan input circuit for a reset pin |
Country Status (1)
Country | Link |
---|---|
US (2) | US5260950A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100023719A1 (en) * | 2007-11-15 | 2010-01-28 | Infineon Technologies Ag | Method and circuit for protection of sensitive data in scan mode |
CN103730169A (en) * | 2012-10-15 | 2014-04-16 | 英飞凌科技股份有限公司 | Systems and methods for storing information |
US20140201584A1 (en) * | 2013-01-17 | 2014-07-17 | Lsi Corporation | Scan test circuitry comprising at least one scan chain and associated reset multiplexing circuitry |
Families Citing this family (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2770617B2 (en) * | 1991-09-05 | 1998-07-02 | 日本電気株式会社 | Test circuit |
US5325368A (en) * | 1991-11-27 | 1994-06-28 | Ncr Corporation | JTAG component description via nonvolatile memory |
JP2550837B2 (en) * | 1992-09-25 | 1996-11-06 | 日本電気株式会社 | Scan path test control circuit |
US5450415A (en) * | 1992-11-25 | 1995-09-12 | Matsushita Electric Industrial Co., Ltd. | Boundary scan cell circuit and boundary scan test circuit |
US5379302A (en) * | 1993-04-02 | 1995-01-03 | National Semiconductor Corporation | ECL test access port with low power control |
US5744949A (en) * | 1993-08-17 | 1998-04-28 | Texas Instruments Incorporated | Analog test cell circuit |
JP2727930B2 (en) * | 1993-10-04 | 1998-03-18 | 日本電気株式会社 | Boundary scan test circuit |
US5617531A (en) * | 1993-11-02 | 1997-04-01 | Motorola, Inc. | Data Processor having a built-in internal self test controller for testing a plurality of memories internal to the data processor |
US6029263A (en) * | 1994-06-30 | 2000-02-22 | Tandem Computers Incorporated | Interconnect testing using non-compatible scan architectures |
US5592493A (en) * | 1994-09-13 | 1997-01-07 | Motorola Inc. | Serial scan chain architecture for a data processing system and method of operation |
US5828827A (en) * | 1995-09-25 | 1998-10-27 | Motorola, Inc. | Data processing system for performing a test function and method therefor |
FR2753274B1 (en) * | 1996-09-10 | 1998-11-27 | Sgs Thomson Microelectronics | CIRCUIT COMPRISING STRUCTURAL TEST MEANS WITHOUT TEST PLOT DEDICATED TO TEST |
US6594789B2 (en) * | 1997-09-16 | 2003-07-15 | Texas Instruments Incorporated | Input data capture boundary cell connected to target circuit output |
US5774476A (en) * | 1997-02-03 | 1998-06-30 | Motorola, Inc. | Timing apparatus and timing method for wrapper cell speed path testing of embedded cores within an integrated circuit |
US5889788A (en) * | 1997-02-03 | 1999-03-30 | Motorola, Inc. | Wrapper cell architecture for path delay testing of embedded core microprocessors and method of operation |
DE59915081D1 (en) * | 1998-06-16 | 2009-10-22 | Infineon Technologies Ag | Device for measuring and analyzing electrical signals of an integrated circuit module |
GB2370364B (en) * | 2000-12-22 | 2004-06-30 | Advanced Risc Mach Ltd | Testing integrated circuits |
US6981191B2 (en) * | 2001-10-12 | 2005-12-27 | Sun Microsystems, Inc. | ASIC logic BIST employing registers seeded with differing primitive polynomials |
US6954886B2 (en) * | 2001-12-31 | 2005-10-11 | Intel Corporation | Deterministic hardware reset for FRC machine |
US7194671B2 (en) * | 2001-12-31 | 2007-03-20 | Intel Corporation | Mechanism handling race conditions in FRC-enabled processors |
US7055060B2 (en) * | 2002-12-19 | 2006-05-30 | Intel Corporation | On-die mechanism for high-reliability processor |
US8560907B1 (en) * | 2007-09-06 | 2013-10-15 | Altera Corporation | Debugging external interface |
KR101156029B1 (en) * | 2010-04-30 | 2012-06-18 | 에스케이하이닉스 주식회사 | Semiconductor memory device and operation method the same |
US9891277B2 (en) | 2014-09-30 | 2018-02-13 | Nxp Usa, Inc. | Secure low voltage testing |
US10417104B2 (en) | 2015-09-22 | 2019-09-17 | Nxp Usa, Inc. | Data processing system with built-in self-test and method therefor |
US11074147B2 (en) * | 2018-11-30 | 2021-07-27 | International Business Machines Corporation | Continuous mutual extended processor self-test |
CN112684327B (en) * | 2020-11-30 | 2023-09-05 | 海光信息技术股份有限公司 | Scan chain, design method thereof and serial scanning resetting method based on scan chain |
Citations (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4038648A (en) * | 1974-06-03 | 1977-07-26 | Chesley Gilman D | Self-configurable circuit structure for achieving wafer scale integration |
US4222514A (en) * | 1978-11-30 | 1980-09-16 | Sperry Corporation | Digital tester |
US4580137A (en) * | 1983-08-29 | 1986-04-01 | International Business Machines Corporation | LSSD-testable D-type edge-trigger-operable latch with overriding set/reset asynchronous control |
US4649539A (en) * | 1985-11-04 | 1987-03-10 | Honeywell Information Systems Inc. | Apparatus providing improved diagnosability |
US4669081A (en) * | 1986-02-04 | 1987-05-26 | Raytheon Company | LSI fault insertion |
US4670877A (en) * | 1983-09-26 | 1987-06-02 | Kabushiki Kaisha Toshiba | LSI circuit with self-checking facilitating circuit built therein |
US4740970A (en) * | 1985-01-17 | 1988-04-26 | Plessey Overseas Limited | Integrated circuit arrangement |
US4875003A (en) * | 1989-02-21 | 1989-10-17 | Silicon Connections Corporation | Non-contact I/O signal pad scan testing of VLSI circuits |
US4904883A (en) * | 1987-12-04 | 1990-02-27 | Fujitsu Limited | Semiconductor integrated circuit having a DC test function |
US4912709A (en) * | 1987-10-23 | 1990-03-27 | Control Data Corporation | Flexible VLSI on-chip maintenance and test system with unit I/O cell design |
US4922492A (en) * | 1988-05-13 | 1990-05-01 | National Semiconductor Corp. | Architecture and device for testable mixed analog and digital VLSI circuits |
US4949341A (en) * | 1988-10-28 | 1990-08-14 | Motorola Inc. | Built-in self test method for application specific integrated circuit libraries |
US4979172A (en) * | 1987-12-26 | 1990-12-18 | Kabushiki Kaisha Toshiba | Microcomputer |
US5084874A (en) * | 1988-09-07 | 1992-01-28 | Texas Instruments Incorporated | Enhanced test circuit |
US5115435A (en) * | 1989-10-19 | 1992-05-19 | Ncr Corporation | Method and apparatus for bus executed boundary scanning |
US5149987A (en) * | 1991-08-19 | 1992-09-22 | Vlsi Technology, Inc. | Provision of circuit reset without a dedicated I/O pin |
US5155432A (en) * | 1987-10-07 | 1992-10-13 | Xilinx, Inc. | System for scan testing of logic circuit networks |
US5199035A (en) * | 1990-10-01 | 1993-03-30 | Motorola, Inc. | Logic circuit for reliability and yield enhancement |
US5260948A (en) * | 1991-03-13 | 1993-11-09 | Ncr Corporation | Bidirectional boundary-scan circuit |
US5291425A (en) * | 1990-11-28 | 1994-03-01 | Nec Corporation | Test mode setting arrangement for use in microcomputer |
US5325368A (en) * | 1991-11-27 | 1994-06-28 | Ncr Corporation | JTAG component description via nonvolatile memory |
US5379302A (en) * | 1993-04-02 | 1995-01-03 | National Semiconductor Corporation | ECL test access port with low power control |
US5392296A (en) * | 1991-09-05 | 1995-02-21 | Nec Corporation | Testing circuit provided in digital logic circuits |
US5450415A (en) * | 1992-11-25 | 1995-09-12 | Matsushita Electric Industrial Co., Ltd. | Boundary scan cell circuit and boundary scan test circuit |
US5467354A (en) * | 1992-09-25 | 1995-11-14 | Nec Corporation | Test control circuit for controlling a setting and resetting of a flipflop |
US5477493A (en) * | 1993-10-04 | 1995-12-19 | Nec Corporation | Semiconductor device having a boundary scan test circuit |
US5479127A (en) * | 1994-11-10 | 1995-12-26 | National Semiconductor Corporation | Self-resetting bypass control for scan test |
US5568437A (en) * | 1995-06-20 | 1996-10-22 | Vlsi Technology, Inc. | Built-in self test for integrated circuits having read/write memory |
US5592493A (en) * | 1994-09-13 | 1997-01-07 | Motorola Inc. | Serial scan chain architecture for a data processing system and method of operation |
US5617531A (en) * | 1993-11-02 | 1997-04-01 | Motorola, Inc. | Data Processor having a built-in internal self test controller for testing a plurality of memories internal to the data processor |
US5732091A (en) * | 1994-11-21 | 1998-03-24 | Texas Instruments Incorporated | Self initializing and correcting shared resource boundary scan with output latching |
US5744949A (en) * | 1993-08-17 | 1998-04-28 | Texas Instruments Incorporated | Analog test cell circuit |
US5774476A (en) * | 1997-02-03 | 1998-06-30 | Motorola, Inc. | Timing apparatus and timing method for wrapper cell speed path testing of embedded cores within an integrated circuit |
US5828827A (en) * | 1995-09-25 | 1998-10-27 | Motorola, Inc. | Data processing system for performing a test function and method therefor |
US5875153A (en) * | 1997-04-30 | 1999-02-23 | Texas Instruments Incorporated | Internal/external clock option for built-in self test |
US5889788A (en) * | 1997-02-03 | 1999-03-30 | Motorola, Inc. | Wrapper cell architecture for path delay testing of embedded core microprocessors and method of operation |
US6029263A (en) * | 1994-06-30 | 2000-02-22 | Tandem Computers Incorporated | Interconnect testing using non-compatible scan architectures |
US6256759B1 (en) * | 1998-06-15 | 2001-07-03 | Agere Systems Inc. | Hybrid algorithm for test point selection for scan-based BIST |
US6523135B1 (en) * | 1998-09-02 | 2003-02-18 | Nec Corporation | Built-in self-test circuit for a memory device |
US6671860B2 (en) * | 2002-04-16 | 2003-12-30 | Lsi Logic Corporation | Method and apparatus for fault injection using boundary scan for pins enabled as outputs |
US6779143B2 (en) * | 2000-12-22 | 2004-08-17 | Arm Limited | Asynchronous testing of reset operation in an integrated circuit |
US20050120270A1 (en) * | 2003-11-19 | 2005-06-02 | International Business Machines Corporation | Automatic bit fail mapping for embedded memories with clock multipliers |
US6954886B2 (en) * | 2001-12-31 | 2005-10-11 | Intel Corporation | Deterministic hardware reset for FRC machine |
US6981191B2 (en) * | 2001-10-12 | 2005-12-27 | Sun Microsystems, Inc. | ASIC logic BIST employing registers seeded with differing primitive polynomials |
US7055060B2 (en) * | 2002-12-19 | 2006-05-30 | Intel Corporation | On-die mechanism for high-reliability processor |
US7194671B2 (en) * | 2001-12-31 | 2007-03-20 | Intel Corporation | Mechanism handling race conditions in FRC-enabled processors |
US7342404B2 (en) * | 1998-06-16 | 2008-03-11 | Infineon Technologies Ag | Device for measurement and analysis of electrical signals of an integrated circuit component |
-
1991
- 1991-09-17 US US07/761,141 patent/US5260950A/en not_active Ceased
-
2006
- 2006-11-08 US US11/594,221 patent/USRE41496E1/en not_active Expired - Lifetime
Patent Citations (48)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4038648A (en) * | 1974-06-03 | 1977-07-26 | Chesley Gilman D | Self-configurable circuit structure for achieving wafer scale integration |
US4222514A (en) * | 1978-11-30 | 1980-09-16 | Sperry Corporation | Digital tester |
US4580137A (en) * | 1983-08-29 | 1986-04-01 | International Business Machines Corporation | LSSD-testable D-type edge-trigger-operable latch with overriding set/reset asynchronous control |
US4670877A (en) * | 1983-09-26 | 1987-06-02 | Kabushiki Kaisha Toshiba | LSI circuit with self-checking facilitating circuit built therein |
US4740970A (en) * | 1985-01-17 | 1988-04-26 | Plessey Overseas Limited | Integrated circuit arrangement |
US4649539A (en) * | 1985-11-04 | 1987-03-10 | Honeywell Information Systems Inc. | Apparatus providing improved diagnosability |
US4669081A (en) * | 1986-02-04 | 1987-05-26 | Raytheon Company | LSI fault insertion |
US5155432A (en) * | 1987-10-07 | 1992-10-13 | Xilinx, Inc. | System for scan testing of logic circuit networks |
US4912709A (en) * | 1987-10-23 | 1990-03-27 | Control Data Corporation | Flexible VLSI on-chip maintenance and test system with unit I/O cell design |
US4904883B1 (en) * | 1987-12-04 | 1993-02-02 | Fujitsu Ltd | |
US4904883A (en) * | 1987-12-04 | 1990-02-27 | Fujitsu Limited | Semiconductor integrated circuit having a DC test function |
US4979172A (en) * | 1987-12-26 | 1990-12-18 | Kabushiki Kaisha Toshiba | Microcomputer |
US4922492A (en) * | 1988-05-13 | 1990-05-01 | National Semiconductor Corp. | Architecture and device for testable mixed analog and digital VLSI circuits |
US5084874A (en) * | 1988-09-07 | 1992-01-28 | Texas Instruments Incorporated | Enhanced test circuit |
US4949341A (en) * | 1988-10-28 | 1990-08-14 | Motorola Inc. | Built-in self test method for application specific integrated circuit libraries |
US4875003A (en) * | 1989-02-21 | 1989-10-17 | Silicon Connections Corporation | Non-contact I/O signal pad scan testing of VLSI circuits |
US5115435A (en) * | 1989-10-19 | 1992-05-19 | Ncr Corporation | Method and apparatus for bus executed boundary scanning |
US5199035A (en) * | 1990-10-01 | 1993-03-30 | Motorola, Inc. | Logic circuit for reliability and yield enhancement |
US5291425A (en) * | 1990-11-28 | 1994-03-01 | Nec Corporation | Test mode setting arrangement for use in microcomputer |
US5260948A (en) * | 1991-03-13 | 1993-11-09 | Ncr Corporation | Bidirectional boundary-scan circuit |
US5149987A (en) * | 1991-08-19 | 1992-09-22 | Vlsi Technology, Inc. | Provision of circuit reset without a dedicated I/O pin |
US5392296A (en) * | 1991-09-05 | 1995-02-21 | Nec Corporation | Testing circuit provided in digital logic circuits |
US5325368A (en) * | 1991-11-27 | 1994-06-28 | Ncr Corporation | JTAG component description via nonvolatile memory |
US5467354A (en) * | 1992-09-25 | 1995-11-14 | Nec Corporation | Test control circuit for controlling a setting and resetting of a flipflop |
US5450415A (en) * | 1992-11-25 | 1995-09-12 | Matsushita Electric Industrial Co., Ltd. | Boundary scan cell circuit and boundary scan test circuit |
US5379302A (en) * | 1993-04-02 | 1995-01-03 | National Semiconductor Corporation | ECL test access port with low power control |
US5744949A (en) * | 1993-08-17 | 1998-04-28 | Texas Instruments Incorporated | Analog test cell circuit |
US5477493A (en) * | 1993-10-04 | 1995-12-19 | Nec Corporation | Semiconductor device having a boundary scan test circuit |
US5617531A (en) * | 1993-11-02 | 1997-04-01 | Motorola, Inc. | Data Processor having a built-in internal self test controller for testing a plurality of memories internal to the data processor |
US6029263A (en) * | 1994-06-30 | 2000-02-22 | Tandem Computers Incorporated | Interconnect testing using non-compatible scan architectures |
US5592493A (en) * | 1994-09-13 | 1997-01-07 | Motorola Inc. | Serial scan chain architecture for a data processing system and method of operation |
US5479127A (en) * | 1994-11-10 | 1995-12-26 | National Semiconductor Corporation | Self-resetting bypass control for scan test |
US5732091A (en) * | 1994-11-21 | 1998-03-24 | Texas Instruments Incorporated | Self initializing and correcting shared resource boundary scan with output latching |
US5568437A (en) * | 1995-06-20 | 1996-10-22 | Vlsi Technology, Inc. | Built-in self test for integrated circuits having read/write memory |
US5828827A (en) * | 1995-09-25 | 1998-10-27 | Motorola, Inc. | Data processing system for performing a test function and method therefor |
US5774476A (en) * | 1997-02-03 | 1998-06-30 | Motorola, Inc. | Timing apparatus and timing method for wrapper cell speed path testing of embedded cores within an integrated circuit |
US5889788A (en) * | 1997-02-03 | 1999-03-30 | Motorola, Inc. | Wrapper cell architecture for path delay testing of embedded core microprocessors and method of operation |
US5875153A (en) * | 1997-04-30 | 1999-02-23 | Texas Instruments Incorporated | Internal/external clock option for built-in self test |
US6256759B1 (en) * | 1998-06-15 | 2001-07-03 | Agere Systems Inc. | Hybrid algorithm for test point selection for scan-based BIST |
US7342404B2 (en) * | 1998-06-16 | 2008-03-11 | Infineon Technologies Ag | Device for measurement and analysis of electrical signals of an integrated circuit component |
US6523135B1 (en) * | 1998-09-02 | 2003-02-18 | Nec Corporation | Built-in self-test circuit for a memory device |
US6779143B2 (en) * | 2000-12-22 | 2004-08-17 | Arm Limited | Asynchronous testing of reset operation in an integrated circuit |
US6981191B2 (en) * | 2001-10-12 | 2005-12-27 | Sun Microsystems, Inc. | ASIC logic BIST employing registers seeded with differing primitive polynomials |
US6954886B2 (en) * | 2001-12-31 | 2005-10-11 | Intel Corporation | Deterministic hardware reset for FRC machine |
US7194671B2 (en) * | 2001-12-31 | 2007-03-20 | Intel Corporation | Mechanism handling race conditions in FRC-enabled processors |
US6671860B2 (en) * | 2002-04-16 | 2003-12-30 | Lsi Logic Corporation | Method and apparatus for fault injection using boundary scan for pins enabled as outputs |
US7055060B2 (en) * | 2002-12-19 | 2006-05-30 | Intel Corporation | On-die mechanism for high-reliability processor |
US20050120270A1 (en) * | 2003-11-19 | 2005-06-02 | International Business Machines Corporation | Automatic bit fail mapping for embedded memories with clock multipliers |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100023719A1 (en) * | 2007-11-15 | 2010-01-28 | Infineon Technologies Ag | Method and circuit for protection of sensitive data in scan mode |
US7987331B2 (en) * | 2007-11-15 | 2011-07-26 | Infineon Technologies Ag | Method and circuit for protection of sensitive data in scan mode |
DE102008056215B4 (en) * | 2007-11-15 | 2014-04-30 | Infineon Technologies Ag | Reset generator, protective device comprising a residual generator, method for protecting confidential data and method for checking a register |
CN103730169A (en) * | 2012-10-15 | 2014-04-16 | 英飞凌科技股份有限公司 | Systems and methods for storing information |
CN103730169B (en) * | 2012-10-15 | 2017-10-20 | 英飞凌科技股份有限公司 | Integrated circuit, the system and method for storage information |
US20140201584A1 (en) * | 2013-01-17 | 2014-07-17 | Lsi Corporation | Scan test circuitry comprising at least one scan chain and associated reset multiplexing circuitry |
Also Published As
Publication number | Publication date |
---|---|
US5260950A (en) | 1993-11-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE41496E1 (en) | Boundary-scan input circuit for a reset pin | |
CA1218424A (en) | Scannable asynchronous/synchronous cmos latch | |
US4947395A (en) | Bus executed scan testing method and apparatus | |
KR960005606B1 (en) | Built-in test circuit providing simple and accurate ac test of digital microcircuits with low bandwidth test equipment and probe stations | |
US5252917A (en) | Scanning circuit apparatus for test | |
US7543207B2 (en) | Full scan solution for latched-based design | |
US6861866B2 (en) | System on chip (SOC) and method of testing and/or debugging the system on chip | |
KR0131185B1 (en) | Logic circuit | |
US5444715A (en) | AC interconnect test of integrated circuit chips | |
US6567943B1 (en) | D flip-flop structure with flush path for high-speed boundary scan applications | |
US5450418A (en) | Pseudo master slave capture mechanism for scan elements | |
WO2003075029A1 (en) | Method and apparatus for built-in self-test of logic circuits with multiple clock domains | |
US5838693A (en) | Partial scan logic | |
US4912395A (en) | Testable LSI device incorporating latch/shift registers and method of testing the same | |
US6675334B2 (en) | Apparatus and method for multi-cycle memory access mapped to JTAG finite state machine with external flag for hardware emulation | |
US5471152A (en) | Storage element for delay testing | |
US5068881A (en) | Scannable register with delay test capability | |
US5140176A (en) | Sequential logic circuit device | |
US20060107144A1 (en) | Power reduction in module-based scan testing | |
US6920597B2 (en) | Uniform testing of tristate nets in logic BIST | |
JP2778443B2 (en) | Optimization method of scan path test circuit | |
JP2918730B2 (en) | Scan circuit for digital logic | |
US6219812B1 (en) | Apparatus and method for interfacing boundary-scan circuitry with DTL output drivers | |
CN113497606B (en) | Clock gating unit | |
JP2785506B2 (en) | Scan circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: STEINMETZ ELECTRICAL LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NCR CORPORATION;REEL/FRAME:019666/0518 Effective date: 20070801 |
|
AS | Assignment |
Owner name: NCR CORPORATION, OHIO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SIMPSON, DAVID L.;LANGFORD, II, THOMAS L.;SIGNING DATES FROM 19911007 TO 19911017;REEL/FRAME:024768/0655 |
|
AS | Assignment |
Owner name: INTELLECTUAL VENTURES I LLC, DELAWARE Free format text: MERGER;ASSIGNOR:STEINMETZ ELECTRICAL LLC;REEL/FRAME:025467/0109 Effective date: 20101207 |
|
CC | Certificate of correction |