USRE40772E1 - Digital liquid crystal display driving circuit - Google Patents

Digital liquid crystal display driving circuit Download PDF

Info

Publication number
USRE40772E1
USRE40772E1 US10/635,828 US63582803A USRE40772E US RE40772 E1 USRE40772 E1 US RE40772E1 US 63582803 A US63582803 A US 63582803A US RE40772 E USRE40772 E US RE40772E
Authority
US
United States
Prior art keywords
lcd
circuit
digital
correction
gamma
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US10/635,828
Inventor
Tsung-Pei Chiang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AU Optronics Corp
Original Assignee
AU Optronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AU Optronics Corp filed Critical AU Optronics Corp
Priority to US10/635,828 priority Critical patent/USRE40772E1/en
Application granted granted Critical
Publication of USRE40772E1 publication Critical patent/USRE40772E1/en
Assigned to AU OPTRONICS CORPORATION AMERICA reassignment AU OPTRONICS CORPORATION AMERICA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AU OPTRONICS CORP.
Assigned to AU OPTRONICS CORP., AU OPTRONICS CORPORATION AMERICA reassignment AU OPTRONICS CORP. CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE INFORMATION PREVIOUSLY RECORDED ON REEL 024170 FRAME 0671. ASSIGNOR(S) HEREBY CONFIRMS THE FIRST ASSIGNEE IS AU OPTRONICS CORP.. Assignors: AU OPTRONICS CORP.
Assigned to AU OPTRONICS CORP. reassignment AU OPTRONICS CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AU OPTRONICS CORP., AU OPTRONICS CORPORATION AMERICA
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G06F3/147—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using display panels
    • G06F3/1475—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using display panels with conversion of CRT control signals to flat panel control signals, e.g. adapting the palette memory
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0271—Adjustment of the gradation levels within the range of the gradation scale, e.g. by redistribution or clipping
    • G09G2320/0276—Adjustment of the gradation levels within the range of the gradation scale, e.g. by redistribution or clipping for the purpose of adaptation to the characteristics of a display device, i.e. gamma correction
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/006—Details of the interface to the display terminal
    • G09G5/008—Clock recovery
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/14—Picture signal circuitry for video frequency region
    • H04N5/20—Circuitry for controlling amplitude response
    • H04N5/202—Gamma control
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/66—Transforming electric information into light information

Definitions

  • This invention relates to liquid crystal displays (LCD), and more particularly, to a digital LCD driving circuit for driving an LCD to display video images.
  • the LCD driving circuit of the invention can be implemented in an LSI (large scale integration) integrated circuit that processes the video signal and associated control signals in a digital manner such that the driving circuit can be operated without laborious analog adjustments and allow the displayed video image to have higher fidelity.
  • LSI large scale integration
  • CTR TV cathode ray tube television
  • standard television standards such as the NTSC (National Television System Committee), SECAM (Sequential Chrominance And Memory), and PAL (Phase Alternation by Line) standards.
  • a Cvideo signal is composed of a horizontal synchronizing signal (Hs), a vertical synchronizing signal (Vs), a clock signal (CLK) and the RGB signals of the video image.
  • FIG. 1 is a schematic block diagram of a conventional display driving circuit for driving a CRT TV and an LCD to display video images.
  • a composite synchronizing signal generator 102 is used to combine a horizontal synchronizing signal, a vertical synchronizing signal and a clock signal CLK into a composite synchronizing signal Csync.
  • the data of a digital dot matrix i.e., the video image to be displayed on the CRT TV and LCD
  • the display memory unit 103 are converted by the digital-to-analog (D/A) converter 104 into analog form and then transferred to the video encoder 105 .
  • D/A digital-to-analog
  • the video encoder 105 then processes the analog output from the D/A converter 104 and the Csync signal from the composite synchronizing signal generator 102 to thereby produce a composite video signal Cvideo.
  • the Cvideo signal is used directly to drive the CRT TV to display the video image. It is also transferred to the LCD driving circuit (the bottom part of the circuit of FIG. 1 ) for further processing to obtain a suitable signal form that can be used to drive the LCD.
  • the Cvideo signal can be generated through another method, for which the circuit components involved are drawn in dashed lines in FIG. 1 .
  • a digital encoder 106 can be used to process the output of the timing control circuit 101 and the digital dot matrix data stored in the display memory unit 103 to thereby generate the Cvideo signal.
  • the Cvideo signal is used directly to drive the CRT TV and is also transferred to the LCD driving circuit for further processing to obtain a suitable signal form that can be used to drive the LCD.
  • the LCD includes an array of pixels, each pixel consisting of a red dot (R), a green dot (G), and a blue dot (B). These RGB dots are digitally controlled to display their associated colors in various intensity levels which are combined to show the prescribed colors of the video image.
  • RGB dots are digitally controlled to display their associated colors in various intensity levels which are combined to show the prescribed colors of the video image.
  • the involved techniques are conventional and not within the spirit of the invention, so description thereof will not be further detailed.
  • the LCD driving circuit is the bottom part of the circuit of FIG. 1 , which includes a video decoder 111 , a video amplifier 112 , an analog gamma-correction circuit 113 , a video inversion circuit 114 , a synchronizing signal separator 120 , an LCD timing control circuit 121 , a phase locked loop (PLL) circuit 122 , a shut-down circuit 130 , a pulse width modulator (PWM) 131 and a filtering circuit 132 .
  • PLL phase locked loop
  • PWM pulse width modulator
  • the Cvideo signal is first received by the video decoder 111 which then decomposes the Cvideo signal into the respective RGB signals and the composite synchronizing signal Csync.
  • the output RGB signals are then transferred to the video amplifier 112 , while the output Csync signal is transferred to the synchronizing signal separator 120 .
  • the video amplifier 112 amplifies the RGB signals to a suitable level and then transfers the amplified RGB signals to the analog gamma-correction circuit 113 for gamma correction of the RGB signals.
  • Gamma correction is a conventional technique for adjusting the intensity and color quality of RGB signals. It is well known to those skilled in the art so description thereof will not be further detailed.
  • the output of the analog gamma-correction circuit 113 is then transferred to the video inversion circuit 114 for selective polarity inversion of the lines in the video signal.
  • the polarity inversion process is performed in such a manner that neighboring lines in the video signal are designated with the opposite polarities; for instance, the odd-numbered line (i.e., the 1st, the 3rd, the 5th, . . . lines) are positively polarized, while the even numbered line (i.e., the 2nd, the 4th, the 6th, . . . lines) are negatively polarized.
  • the technique involved for such inversion is also a conventional technique so description thereof will not be further detailed.
  • the output Csync signal from the video decoder 111 is processed by the synchronizing signal separator 120 which decomposes the Csync signal into the original horizontal synchronizing signal Hs and the vertical synchronizing signal Vs.
  • the horizontal synchronizing signal Hs is then transferred to both the LCD timing control circuit 121 and the PLL circuit 122 .
  • the output of the PLL circuit 122 in response to the input horizontal synchronizing signal Hs is conventionally called a pixel clock signal (abbreviated as P-CLK).
  • the LCD timing control circuit 121 takes the vertical synchronizing signal Vs, the horizontal synchronizing signal Hs and the P-CLK signal as inputs, and then processes these signals to obtain the various video control signals required to drive the LCD to display the video image.
  • the LCD since the LCD includes a positive plate and a negative plate with different types of transistors, two different DC voltages are required to drive the LCD. These DC voltages are produced by the PWM circuit 131 and the filtering circuit 132 .
  • the technique involved for supplying these two DC voltages by the PWM circuit 131 and filtering circuit 132 is also conventional and not within the spirit of the invention, so description thereof will not be further detailed.
  • the LCD receives the output of the video inversion circuit 114 , the output of the LCD timing control circuit 121 , the output P-CLK signal from the PLL circuit 122 and the output of the PWM circuit 131 . These signals, in cooperation, drive the LCD to display the video image.
  • the LCD When the LCD is not in active use, i.e., no video signal is received, it can be shut down by the shutdown circuit 130 . This provision allows the display system to save power consumption when no video image is being displayed on the LCD.
  • the display of the digital dot-matrix data originally stored in the display memory unit 103 suffers from a reduced fidelity when being displayed on the LCD since these data are first processed into analog form so as to be displayable on the CRT TV and then processed in a reverse manner into digital form so as to be subsequently displayable on the LCD.
  • the fidelity of the displayed image on the LCD is therefore considerably degraded.
  • the LCD driving circuit used to drive the LCD requires the use of quite a large number of circuit components, which cause the manufacturing cost of the LCD driving circuit to be considerably high.
  • the LCD driving circuit since the Cvideo signal from the CRT TV driving circuit needs to be further processed so as to be displayable on the LCD, the LCD driving circuit requires the use of a large number of circuit components to process the Cvideo signal and these circuit components, such as the voltage control oscillator (VCO) in the PLL circuit and the video decoder, require various adjustments before the LCD driving circuit can be operable. These requirements considerably increase the manufacturing cost of the LCD driving circuit.
  • VCO voltage control oscillator
  • the analog gamma-correction circuit 113 is at most capable of making two- or three-stage linear gamma correction on the video signal, which still does not allow the corrected video signal to be displayed with the optimal fidelity.
  • an improved digital LCD driving circuit is provided.
  • the LCD driving circuit of the invention comprises a digital gamma-correction and inversion circuit, which is coupled to receive a digitized video signal, for performing a digital gamma-correction process on the digitized video signal and then performing a polarity inversion process on selected lines of the gamma corrected video signal.
  • a digital-to-analog conversion means is coupled to said digital gamma-correction and inversion circuit for converting the digital output of said digital gamma-correction and inversion circuit into analog form.
  • the LCD driving circuit of the invention comprises an LCD timing control circuit, which is coupled to receive a plurality of video control signals associated with the digitized video signal, for converting the video control signals into an LCD timing control signal to control the display of the associated digitized video signal on the LCD.
  • the LCD driving circuit of the invention comprises a PWM and shutdown circuit for supplying power to the LCD and shutting down the LCD when the LCD has been idle for a preset period.
  • the LCD driving circuit of the invention is therefore compact in size, low in manufacturing cost and low in power consumption.
  • FIG. 1 is a schematic block diagram showing a conventional display driving circuit for driving a CRT TV and an LCD to display video images;
  • FIG. 2 is a schematic block diagram showing a preferred embodiment of the LCD driving circuit according to the invention.
  • FIG. 2 is a schematic block diagram showing a preferred embodiment of the LCD driving circuit according to the invention.
  • the driving circuit for the CRT TV includes a timing control circuit 201 , a display memory unit 202 and a digital encoder 203 , which are operated cooperatively to produce the Cvideo signal used to drive the CRT TV.
  • This CRT TV driving circuit is substantially the same as that shown in the prior art of FIG. 1 .
  • the LCD driving circuit of the invention is the part of the circuit of FIG. 2 that is enclosed in a dashed box indicated by the reference numeral 300 . It is devised to drive the LCD to display the digitized video image stored in the display memory unit 202 under control of the horizontal synchronizing signal Hs, the vertical synchronizing signal Vs and the P-CLK signal from the timing control circuit 201 .
  • the LCD driving circuit can be implemented together with the CRT TV driving circuit in an LSI integrated circuit.
  • the LCD driving circuit 300 can be an independent functional unit used to drive an individual LCD.
  • the LCD driving circuit 300 includes a digital gamma-correction and inversion circuit 221 , a D/A converter 222 , an LCD timing control circuit 223 and a PWM and shutdown circuit 224 .
  • the output horizontal synchronizing signal Hs, the vertical Synchronizing signal Vs and the P-CLK signal from the timing control circuit 201 are directly transferred to the LCD timing control circuit 223 in the LCD driving circuit 300 .
  • the LCD timing control circuit 223 then processes these signals to thereby generate the various video control signals required to drive the LCD.
  • these signals are first combined to formed the Csync signal and then decomposed to obtain their original forms to drive the LCD, it is apparent that the invention is more efficient in operation.
  • the LCD timing control circuit 223 further includes a resolution setting means 20 which allows the user to set a desired resolution for the LCD to display the video image.
  • a desired resolution is set, the LCD timing control circuit 223 can adjust the LCD to the user-set resolution simply by changing the states of logic signals that are used to control the resolution of the LCD.
  • the peripheral components of the PLL circuit should be changed when a different resolution is to be set, it is apparent that the invention is more convenient to use.
  • the digitized video image that is to be displayed on the LCD is transferred directly from the display memory unit 202 to the digital gamma-correction and inversion circuit 221 .
  • the digital gamma-correction and inversion circuit 221 first performs a digital gamma-correction process on the digitized video signal, and then performs a selective polarity inversion process on the corrected video signal for selective polarity inversion of the lines of the video signal.
  • the purpose of the selective polarity inversion process is to make neighboring lines in the video display to be opposite in polarity; for instance the odd-numbered lines (1st, 3rd, 5th, . . .
  • the LCD driving circuit 300 utilizes the PWM and showdown circuit 224 to provide all the DC voltages needed to power the various parts of the LCD.
  • the PWM and shutdown circuit 224 receives an external voltage V DC and, in conjunction with the filtering circuit 230 , converts the voltage V DC into the various DC voltages that are used to power the various parts of the LCD.
  • the PWM and shutdown circuit 224 further includes a shutdown trigger input port 30 .
  • a shutdown trigger signal will be input to the PWM and shutdown circuit 224 via this port 30 , causing the PWM and shutdown circuit 224 to shut down the LCD for the purpose of saving power consumption.
  • the LCD driving circuit of the invention has the following advantages over the prior art.
  • the IC product of the LCD driving circuit is very compact in size, low in manufacturing cost, and low in power consumption.
  • the overall display driving circuit of the CRT TV and LCD is also more simplified in structure while nonetheless provides the same driving function with even greater improvement in performance and fidelity.
  • the inversion allows the digitized video signal to be directly digitally processed so that the video image can be displayed without much loss in fidelity. It also allows the driving circuit to be more cost-effective to implement and to be constructed with a reduced number of circuit components. The LCD driving circuit consumes less power and can be operated without the need to make the many analog adjustments of the prior art.
  • the digital gamma-correction and inversion circuit 221 performs the gamma correction on the video signal in a digital manner instead of analog manner as in the prior art.
  • the gamma correction can thus be performed based on the characteristics of the LCD to provide the optimal and finest correction.
  • the digital nature of the LCD driving circuit of the inversion allows the various resolutions of the LCD to be selectable through digital means (in this case, the resolution setting means 20 ).
  • the resolution setting is therefore more convenient than the prior art in which some peripheral components of the PLL circuit need to be replaced when a different resolution is to be set.

Abstract

A digital liquid crystal display (LCD) driving circuit is provided for driving an LCD to display video images. The LCD driving circuit comprises a digital gamma-correction and inversion circuit for performing a digital gamma-correction process on the digitized video signal and then performing a polarity inversion process on selected lines of the video signal. The digital gamma-correction and inversion circuit is coupled directly to a display memory unit so as to fetch the digitized video signal directly from the display memory unit. A digital-to-analog conversion means is coupled to the digital gamma-correction and inversion circuit for converting the digital output of the digital gamma-correction and inversion circuit into analog form. Further, the LCD driving circuit comprises an LCD timing control circuit, which is coupled to receive a plurality of video control signals associated with the digitized video signal, for converting the video control signals into a LCD timing control signal to control the LCD to display the video signal. Still further, the LCD driving circuit comprises a PWM and shutdown circuit for supplying power to the LCD and shutting down the LCD when the LCD has been idle for a preset period. Most of the constituent circuit components of the LCD driving circuit can be implemented in a single LSI integrated circuit. The LCD driving circuit is therefore compact in size, low in manufacturing cost, and low in power consumption.

Description

CROSS-REFERENCE TO RELATED APPLICATION
This application claims the priority benefit of Taiwan application serial no. 87101053,filed Jan. 26, 1998, the fill disclosure of which is incorporated herein by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to liquid crystal displays (LCD), and more particularly, to a digital LCD driving circuit for driving an LCD to display video images. In practice, the LCD driving circuit of the invention can be implemented in an LSI (large scale integration) integrated circuit that processes the video signal and associated control signals in a digital manner such that the driving circuit can be operated without laborious analog adjustments and allow the displayed video image to have higher fidelity.
2. Description of Related Art
Conventional digital display systems, such as digital cameras, image telephones, video CD (compact disc) players, global positioning systems (GPS), and so on, are typically provided with a cathode ray tube television (CRT TV) in conjunction with an LCD for displaying video images. The CRT TV is a display device which is devised to process composite video signals (abbreviated as Cvideo) in compliance with standard television standards, such as the NTSC (National Television System Committee), SECAM (Sequential Chrominance And Memory), and PAL (Phase Alternation by Line) standards. A Cvideo signal is composed of a horizontal synchronizing signal (Hs), a vertical synchronizing signal (Vs), a clock signal (CLK) and the RGB signals of the video image.
FIG. 1 is a schematic block diagram of a conventional display driving circuit for driving a CRT TV and an LCD to display video images. As shown, a composite synchronizing signal generator 102 is used to combine a horizontal synchronizing signal, a vertical synchronizing signal and a clock signal CLK into a composite synchronizing signal Csync. Meanwhile, the data of a digital dot matrix (i.e., the video image to be displayed on the CRT TV and LCD) stored in the display memory unit 103 are converted by the digital-to-analog (D/A) converter 104 into analog form and then transferred to the video encoder 105.
The video encoder 105 then processes the analog output from the D/A converter 104 and the Csync signal from the composite synchronizing signal generator 102 to thereby produce a composite video signal Cvideo. The Cvideo signal is used directly to drive the CRT TV to display the video image. It is also transferred to the LCD driving circuit (the bottom part of the circuit of FIG. 1) for further processing to obtain a suitable signal form that can be used to drive the LCD.
Alternately, the Cvideo signal can be generated through another method, for which the circuit components involved are drawn in dashed lines in FIG. 1. As shown, a digital encoder 106 can be used to process the output of the timing control circuit 101 and the digital dot matrix data stored in the display memory unit 103 to thereby generate the Cvideo signal. The Cvideo signal is used directly to drive the CRT TV and is also transferred to the LCD driving circuit for further processing to obtain a suitable signal form that can be used to drive the LCD.
The LCD includes an array of pixels, each pixel consisting of a red dot (R), a green dot (G), and a blue dot (B). These RGB dots are digitally controlled to display their associated colors in various intensity levels which are combined to show the prescribed colors of the video image. The involved techniques are conventional and not within the spirit of the invention, so description thereof will not be further detailed.
Since the LCD is different in structure and display method from the CRT TV, the analog Cvideo signal needs to be further processed before the video image can be displayed on the LCD. The LCD driving circuit is the bottom part of the circuit of FIG. 1, which includes a video decoder 111, a video amplifier 112, an analog gamma-correction circuit 113, a video inversion circuit 114, a synchronizing signal separator 120, an LCD timing control circuit 121, a phase locked loop (PLL) circuit 122, a shut-down circuit 130, a pulse width modulator (PWM) 131 and a filtering circuit 132.
As shown, in the LCD driving circuit, the Cvideo signal is first received by the video decoder 111 which then decomposes the Cvideo signal into the respective RGB signals and the composite synchronizing signal Csync. The output RGB signals are then transferred to the video amplifier 112, while the output Csync signal is transferred to the synchronizing signal separator 120.
The video amplifier 112 amplifies the RGB signals to a suitable level and then transfers the amplified RGB signals to the analog gamma-correction circuit 113 for gamma correction of the RGB signals. Gamma correction is a conventional technique for adjusting the intensity and color quality of RGB signals. It is well known to those skilled in the art so description thereof will not be further detailed. The output of the analog gamma-correction circuit 113 is then transferred to the video inversion circuit 114 for selective polarity inversion of the lines in the video signal. The polarity inversion process is performed in such a manner that neighboring lines in the video signal are designated with the opposite polarities; for instance, the odd-numbered line (i.e., the 1st, the 3rd, the 5th, . . . lines) are positively polarized, while the even numbered line (i.e., the 2nd, the 4th, the 6th, . . . lines) are negatively polarized. The technique involved for such inversion is also a conventional technique so description thereof will not be further detailed.
Meanwhile, the output Csync signal from the video decoder 111 is processed by the synchronizing signal separator 120 which decomposes the Csync signal into the original horizontal synchronizing signal Hs and the vertical synchronizing signal Vs. The horizontal synchronizing signal Hs is then transferred to both the LCD timing control circuit 121 and the PLL circuit 122. The output of the PLL circuit 122 in response to the input horizontal synchronizing signal Hs is conventionally called a pixel clock signal (abbreviated as P-CLK). The LCD timing control circuit 121 takes the vertical synchronizing signal Vs, the horizontal synchronizing signal Hs and the P-CLK signal as inputs, and then processes these signals to obtain the various video control signals required to drive the LCD to display the video image.
Moreover, since the LCD includes a positive plate and a negative plate with different types of transistors, two different DC voltages are required to drive the LCD. These DC voltages are produced by the PWM circuit 131 and the filtering circuit 132. The technique involved for supplying these two DC voltages by the PWM circuit 131 and filtering circuit 132 is also conventional and not within the spirit of the invention, so description thereof will not be further detailed.
The LCD receives the output of the video inversion circuit 114, the output of the LCD timing control circuit 121, the output P-CLK signal from the PLL circuit 122 and the output of the PWM circuit 131. These signals, in cooperation, drive the LCD to display the video image.
When the LCD is not in active use, i.e., no video signal is received, it can be shut down by the shutdown circuit 130. This provision allows the display system to save power consumption when no video image is being displayed on the LCD.
The foregoing conventional LCD driving circuit, however, has several draw-backs.
(1) First, the display of the digital dot-matrix data originally stored in the display memory unit 103 suffers from a reduced fidelity when being displayed on the LCD since these data are first processed into analog form so as to be displayable on the CRT TV and then processed in a reverse manner into digital form so as to be subsequently displayable on the LCD. The fidelity of the displayed image on the LCD is therefore considerably degraded.
(2) Second, the LCD driving circuit used to drive the LCD requires the use of quite a large number of circuit components, which cause the manufacturing cost of the LCD driving circuit to be considerably high.
(3) Third, since a large number of circuit components are required, the circuit layout space on the integrated circuit is correspondingly large, causing the integrated circuit to be less compact in size.
(4) Fourth, since a large number of circuit components are required, power consumption by the LCD driving circuit will be large, which makes the utilization of the display system less cost-effective.
(5) Fifth, since the Cvideo signal from the CRT TV driving circuit needs to be further processed so as to be displayable on the LCD, the LCD driving circuit requires the use of a large number of circuit components to process the Cvideo signal and these circuit components, such as the voltage control oscillator (VCO) in the PLL circuit and the video decoder, require various adjustments before the LCD driving circuit can be operable. These requirements considerably increase the manufacturing cost of the LCD driving circuit.
(6) Sixth, the analog gamma-correction circuit 113 is at most capable of making two- or three-stage linear gamma correction on the video signal, which still does not allow the corrected video signal to be displayed with the optimal fidelity.
SUMMARY OF THE INVENTION
It is therefore an objective of the present invention to provide a digital LCD driving circuit which is implemented in an LSI integrated circuit with the purpose of overcoming the foregoing drawbacks.
It is another objective of the present invention to provide a digital LCD driving circuit which processes the digitized video signal in a digital manner that utilizes a digital gamma-correction means instead of an along one so as to achieve the optimal gamma correction for the video image to be displayed on the LCD.
In accordance with the foregoing and other objectives of the present invention, an improved digital LCD driving circuit is provided.
The LCD driving circuit of the invention comprises a digital gamma-correction and inversion circuit, which is coupled to receive a digitized video signal, for performing a digital gamma-correction process on the digitized video signal and then performing a polarity inversion process on selected lines of the gamma corrected video signal.
A digital-to-analog conversion means is coupled to said digital gamma-correction and inversion circuit for converting the digital output of said digital gamma-correction and inversion circuit into analog form.
Further, the LCD driving circuit of the invention comprises an LCD timing control circuit, which is coupled to receive a plurality of video control signals associated with the digitized video signal, for converting the video control signals into an LCD timing control signal to control the display of the associated digitized video signal on the LCD.
Still further, the LCD driving circuit of the invention comprises a PWM and shutdown circuit for supplying power to the LCD and shutting down the LCD when the LCD has been idle for a preset period.
Most of the constituent circuit components of the LCD driving circuit of the invention can be implemented in a single LSI integrated circuit. The LCD driving circuit of the invention is therefore compact in size, low in manufacturing cost and low in power consumption.
BRIEF DESCRIPTION OF DRAWINGS
The invention can be more fully understood by reading the following detailed description of the preferred embodiments, with reference made to the accompanying drawings, wherein:
FIG. 1 is a schematic block diagram showing a conventional display driving circuit for driving a CRT TV and an LCD to display video images; and
FIG. 2 is a schematic block diagram showing a preferred embodiment of the LCD driving circuit according to the invention.
 DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
FIG. 2 is a schematic block diagram showing a preferred embodiment of the LCD driving circuit according to the invention.
In FIG. 2, the driving circuit for the CRT TV includes a timing control circuit 201, a display memory unit 202 and a digital encoder 203, which are operated cooperatively to produce the Cvideo signal used to drive the CRT TV. This CRT TV driving circuit is substantially the same as that shown in the prior art of FIG. 1.
The LCD driving circuit of the invention is the part of the circuit of FIG. 2 that is enclosed in a dashed box indicated by the reference numeral 300. It is devised to drive the LCD to display the digitized video image stored in the display memory unit 202 under control of the horizontal synchronizing signal Hs, the vertical synchronizing signal Vs and the P-CLK signal from the timing control circuit 201. In practice, the LCD driving circuit can be implemented together with the CRT TV driving circuit in an LSI integrated circuit. Alternatively, the LCD driving circuit 300 can be an independent functional unit used to drive an individual LCD.
As shown in FIG. 2, the LCD driving circuit 300 includes a digital gamma-correction and inversion circuit 221, a D/A converter 222, an LCD timing control circuit 223 and a PWM and shutdown circuit 224.
In operation, the output horizontal synchronizing signal Hs, the vertical Synchronizing signal Vs and the P-CLK signal from the timing control circuit 201 are directly transferred to the LCD timing control circuit 223 in the LCD driving circuit 300. The LCD timing control circuit 223 then processes these signals to thereby generate the various video control signals required to drive the LCD. Compared to the prior art of FIG. 1, in which these signals are first combined to formed the Csync signal and then decomposed to obtain their original forms to drive the LCD, it is apparent that the invention is more efficient in operation.
The LCD timing control circuit 223 further includes a resolution setting means 20 which allows the user to set a desired resolution for the LCD to display the video image. When a desired resolution is set, the LCD timing control circuit 223 can adjust the LCD to the user-set resolution simply by changing the states of logic signals that are used to control the resolution of the LCD. Compared to the prior art of FIG. 1 in which the peripheral components of the PLL circuit should be changed when a different resolution is to be set, it is apparent that the invention is more convenient to use.
The digitized video image that is to be displayed on the LCD is transferred directly from the display memory unit 202 to the digital gamma-correction and inversion circuit 221. The digital gamma-correction and inversion circuit 221 first performs a digital gamma-correction process on the digitized video signal, and then performs a selective polarity inversion process on the corrected video signal for selective polarity inversion of the lines of the video signal. As described in the background section of this specification, the purpose of the selective polarity inversion process is to make neighboring lines in the video display to be opposite in polarity; for instance the odd-numbered lines (1st, 3rd, 5th, . . . lines) are positively polarized, while the even-numbered lines (2nd, 4th, 6th, . . . lines) are negatively polarized. The digital output from the digital gamma-correction and inversion circuit 221 is then transferred to the D/A converter 222 to be converted into analog form that can be displayed on the LCD. Compared to the prior art of FIG. 1 in which the digitized video signal from the display memory unit 103 are processed through many stages (i.e., the D/A converter 104, the video encoder 105, the video decoder 111, the video amplifier 112) before being received and processed by the analog gamma-correction circuit 113 and video inversion circuit 114, it is apparent that the invention is more efficient in operation and makes the overall circuit structure less complex.
Furthermore, the LCD driving circuit 300 utilizes the PWM and showdown circuit 224 to provide all the DC voltages needed to power the various parts of the LCD. In operation, the PWM and shutdown circuit 224 receives an external voltage VDC and, in conjunction with the filtering circuit 230, converts the voltage VDC into the various DC voltages that are used to power the various parts of the LCD.
The PWM and shutdown circuit 224 further includes a shutdown trigger input port 30. When the LCD has been idle for a preset period, a shutdown trigger signal will be input to the PWM and shutdown circuit 224 via this port 30, causing the PWM and shutdown circuit 224 to shut down the LCD for the purpose of saving power consumption.
In conclusion, the LCD driving circuit of the invention has the following advantages over the prior art.
(1) First, since most of the constituent circuit components of the LCD driving circuit (except the filtering circuit) can be implemented in a single LSI integrated circuit, the IC product of the LCD driving circuit is very compact in size, low in manufacturing cost, and low in power consumption.
(2) Second, the overall display driving circuit of the CRT TV and LCD is also more simplified in structure while nonetheless provides the same driving function with even greater improvement in performance and fidelity.
(3) Third, the inversion allows the digitized video signal to be directly digitally processed so that the video image can be displayed without much loss in fidelity. It also allows the driving circuit to be more cost-effective to implement and to be constructed with a reduced number of circuit components. The LCD driving circuit consumes less power and can be operated without the need to make the many analog adjustments of the prior art.
(4) Fourth, the digital gamma-correction and inversion circuit 221 performs the gamma correction on the video signal in a digital manner instead of analog manner as in the prior art. The gamma correction can thus be performed based on the characteristics of the LCD to provide the optimal and finest correction.
(5) Fifth, the digital nature of the LCD driving circuit of the inversion allows the various resolutions of the LCD to be selectable through digital means (in this case, the resolution setting means 20). The resolution setting is therefore more convenient than the prior art in which some peripheral components of the PLL circuit need to be replaced when a different resolution is to be set.
The invention has been described using exemplary preferred embodiments. However, it is to be understood that the scope of the invention is not limited to the disclosed embodiments. One the contrary, it is intended to cover various modifications aid similar arrangements. The scope of the claims, therefore, should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.

Claims (18)

1. An LCD driving circuit for driving an LCD to display a video image, comprising:
a digital gamma-correction and inversion circuit, coupled to directly receive a digitized video signal from a display memory, for performing a digital gamma-correction process on the digitized video signal and then performing a polarity inversion process on selected lines of the gamma corrected video signal;
a digital-to-analog conversion means, coupled to said digital gamma-correction and inversion circuit, for converting the digital output of said digital gamma-correction and inversion circuit into analog form; and
an LCD timing control circuit, coupled to an external time control circuit, said digital gamma-correction and inversion circuit, and said digital conversion means, to directly receive a plurality of video control signals associated with the digitized video signal, for converting the video control signals into an LCD timing control signal to control the display of the digitized video signal on the LCD; and
a PWM and shutdown circuit for supplying power to the LCD and shutting down the LCD when the LCD has been idle for a preset period.
2. The LCD driving circuit of claim 1, wherein said digital gamma-correction and inversion circuit is coupled to a display memory unit in which the data of the digitized video signal are stored, so as to fetch the digitized video signal directly from said display memory unit.
3. The LCD driving circuit of claim 1, wherein said plurality of video control signals received by said LCD timing control circuit include a horizontal synchronizing signal, a vertical synchronizing signal and a pixel clock signal.
4. The LCD driving circuit of claim 1, wherein said LCD timing control circuit comprises a means for setting a user-desired resolution for the LCD to display the video image based on a logic signal representative of the user-set resolution.
5. The LCD driving circuit of claim 1, wherein said PWM and shutdown circuit is used in conjunction with a filtering circuit to convert an input DC voltage to the power required to drive the LCD and said PWM and shutdown circuit shuts down the LCD in response to a shutdown trigger signal.
6. The LCD driving circuit of claim 1, wherein said digital gamma-correction and inversion circuit performs the polarity inversion process in such a manner that odd-numbered lines are positively polarized while even-numbered lines are negatively polarized.
7. An LCD driving circuit for driving an LCD to display a video image, comprising:
a digital gamma-correction and inversion circuit, coupled to directly receive a digitized video signal from a display memory, for performing a digital gamma-correction process on the digitized video signal and then performing a polarity inversion process on selected lines of the gamma corrected video signal;
a digital-to-analog conversion means, coupled to said digital gamma-correction and inversion circuit, for converting the digital output of said digital gamma-correction and inversion circuit into analog form; and
an LCD timing control circuit, coupled to an external time control circuit, said digital gamma-correction and inversion circuit, and said digital conversion means, to directly receive a plurality of video control signals associated with the digitized video signal, for converting the video control signals into an LCD timing control signal to control the display of the digitized video signal on the LCD.
8. The LCD driving circuit of claim 7, further comprising a PWM and shutdown circuit, wherein said PWM and shutdown circuit is used in conjunction with a filtering circuit to convert an input DC voltage to the power required to drive the LCD and said PWM and shutdown circuit shuts down the LCD in response to a shutdown trigger signal.
9. The LCD driving circuit of claim 7, wherein said digital gamma-correction and inversion circuit is coupled to a display memory unit in which the data of the digitized video signal are stored, so as to fetch the digitized video signal directly from said display memory unit.
10. The LCD driving circuit of claim 7, wherein said plurality of video control signals received by said LCD timing control circuit include a horizontal synchronizing signal, a vertical synchronizing signal and a pixel clock signal.
11. The LCD driving circuit of claim 7, wherein said LCD timing control circuit comprises:
means for setting a user-desired resolution for the LCD to display the video image based on a logic signal representative of the user-set resolution.
12. A method for driving an LCD to display a video signal, comprising the steps of:
directly receiving a digital video signal from a display memory; converting a gamma corrected and signal inverted version of the directly received digital video signal to a video signal in analog form for display by an LCD; directly receiving video control signals that control the directly received digital video signal; driving the LCD with the video control signals; supplying power to an LCD that displays the video signal in analog form; and shutting down the LCD when the LCD has been idle for a preset period.
13. A method for driving an LCD to display a video image, comprising the steps of:
receiving a digitized video signal and a plurality of video control signals, respectively, in an LCD driving circuit to drive the LCD to display the video image; performing gamma-correction and polarity inversion in the LCD driving circuit on the digitized video signal to generate a digital output to achieve gamma-correction for the video image to be displayed on the LCD, and to make neighboring lines of the LCD opposite in polarity; and processing the video control signals in an LCD timing control circuit of the LCD driving circuit to generate video control signals for driving the LCD; wherein the LCD driving circuit further comprises a PWM and shutdown circuit, and wherein the method further comprises; receiving an external voltage in the PWM and shutdown circuit; and converting the external voltage in the PWM and shutdown circuit to a DC voltage to power the LCD.
14. The method of claim 13, wherein the PWM and shutdown circuit receives a shut down trigger signal input to generate a signal to shut down the LCD.
15. An LCD driving circuit to drive an LCD to display a video image, comprising:
a gamma-correction and inversion circuit for receiving a digitized video signal and performing gamma-correction and polarity inversion of the digitized video signal to generate a digital output, to achieve gamma-correction for the video image to be displayed on the LCD, and to make neighboring lines of the LCD opposite in polarity; an LCD timing control circuit for receiving and processing video control signals to generate a video timing signal to drive the LCD; and a PWM and shutdown circuit for receiving and converting an external voltage to a DC voltage to power the LCD.
16. An LCD driving circuit to drive an LCD to display a video image, comprising:
a gamma-correction and inversion circuit for receiving a digitized video signal and performing gamma-correction and polarity inversion of the digitized video signal to generate a digital output, to achieve gamma-correction for the video image to be displayed on the LCD, and to make neighboring lines of the LCD opposite in polarity; an LCD timing control circuit for receiving and processing video control signals to generate a video timing signal to drive the LCD; and a PWM and shut down circuit for receiving and converting an external voltage into an LCD timing and control signal to control the display of the video image on the LCD.
17. An LSI circuit for driving an LCD to display a video image, comprising:
a digital gamma-correction and inversion circuit receiving a digitized video signal, and performing digital gamma-correction and polarity inversion of the digitized video signal to provide a digital output;
a digital-to-analog conversion circuit converting the digital output of said gamma-correction and inversion circuit into analog form corresponding to a video image to be displayed;
an LCD timing control circuit receiving a plurality of timing control signals and providing timing control to said digital gamma-correction and inversion circuit, said digital-to-analog conversion circuit and the LCD; and
a PWM and shutdown circuit supplying power to the LCD and shutting down the LCD when the LCD has been idle for a preset period.
18. A method of driving an LCD to display a video image, comprising:
providing in an LSI circuit with a digital gamma-correction and inversion circuit, a digital-to-analog conversion circuit coupled to said digital gamma-correction and inversion circuit, an LCD timing control circuit, and a PWM and shutdown circuit;
receiving a digitized video signal by the digital gamma-correction and inversion circuit, and performing digital gamma-correction and polarity inversion of the digitized video signal to provide a digital output;
converting the digital output of said digital gamma-correction and inversion circuit into analog form by the digital-to-analog conversion circuit wherein the analog form corresponds to a video image to be displayed; and
receiving a plurality of timing control signals by the LCD timing control circuit, and providing timing control by the LCD timing control circuit of said digital gamma-correction and inversion circuit, said digital conversion circuit and the LCD; and
supplying power to the LCD the PWM and shutdown circuit, and shutting down the LCD by the PWM and shutdown circuit when the LCD has been idle for a preset period.
US10/635,828 1998-01-26 2003-08-06 Digital liquid crystal display driving circuit Expired - Lifetime USRE40772E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/635,828 USRE40772E1 (en) 1998-01-26 2003-08-06 Digital liquid crystal display driving circuit

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
TW087101053A TW376501B (en) 1998-01-26 1998-01-26 Digital image driving circuit for LCD
US09/235,265 US6271822B1 (en) 1998-01-26 1999-01-22 Digital liquid crystal display driving circuit
US10/635,828 USRE40772E1 (en) 1998-01-26 2003-08-06 Digital liquid crystal display driving circuit

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/235,265 Reissue US6271822B1 (en) 1998-01-26 1999-01-22 Digital liquid crystal display driving circuit

Publications (1)

Publication Number Publication Date
USRE40772E1 true USRE40772E1 (en) 2009-06-23

Family

ID=21629412

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/235,265 Ceased US6271822B1 (en) 1998-01-26 1999-01-22 Digital liquid crystal display driving circuit
US10/635,828 Expired - Lifetime USRE40772E1 (en) 1998-01-26 2003-08-06 Digital liquid crystal display driving circuit

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/235,265 Ceased US6271822B1 (en) 1998-01-26 1999-01-22 Digital liquid crystal display driving circuit

Country Status (3)

Country Link
US (2) US6271822B1 (en)
JP (1) JPH11259038A (en)
TW (1) TW376501B (en)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW522354B (en) * 1998-08-31 2003-03-01 Semiconductor Energy Lab Display device and method of driving the same
US7109957B2 (en) * 1999-01-22 2006-09-19 Au Optronics Corp. Digital display driving circuit for light emitting diode display
KR100286233B1 (en) * 1999-04-06 2001-03-15 임철호 apparatus for interfacing timing information in digital display device
JP2001166752A (en) * 1999-09-27 2001-06-22 Advanced Display Inc Liquid crystal display device
US7456814B2 (en) * 2001-06-07 2008-11-25 Lg Display Co., Ltd. Liquid crystal display with 2-port data polarity inverter and method of driving the same
WO2003040814A1 (en) 2001-11-05 2003-05-15 Samsung Electronics Co., Ltd. Liquid crystal display and driving apparatus thereof
TWI299485B (en) * 2002-08-13 2008-08-01 Tpo Displays Corp Display Control device And Display Control Method
JP4638117B2 (en) * 2002-08-22 2011-02-23 シャープ株式会社 Display device and driving method thereof
TWI223230B (en) * 2003-05-07 2004-11-01 Au Optronics Corp Line inversion driving device for thin film transistor liquid crystal display
US7068283B2 (en) * 2003-07-21 2006-06-27 Etron Technology, Inc. Gamma correction only gain/offset control system and method for display controller
TWI228922B (en) * 2003-10-07 2005-03-01 Himax Tech Inc Display driving circuit, display device using the same, and method thereof
US7427985B2 (en) * 2003-10-31 2008-09-23 Au Optronics Corp. Integrated circuit for driving liquid crystal display device
US8683024B2 (en) * 2003-11-26 2014-03-25 Riip, Inc. System for video digitization and image correction for use with a computer management system
CN100369101C (en) * 2004-01-13 2008-02-13 统宝光电股份有限公司 Driving circuit for liquid crystal display device
TWI287770B (en) * 2004-03-09 2007-10-01 Novatek Microelectronics Corp Color managing structure and method for panel display apparauts
CN100429562C (en) * 2004-03-23 2008-10-29 联咏科技股份有限公司 Colour managing structure and colour managing method for panel display device, source pole driver and panel display device
TWI260573B (en) * 2004-05-14 2006-08-21 Au Optronics Corp Digital video signal processing device for LCD
TWI301606B (en) * 2004-08-09 2008-10-01 Chi Mei Optoelectronics Corp Device for generating gamma correction voltage and display ultilizing the same
TWI300544B (en) * 2005-07-01 2008-09-01 Au Optronics Corp Liquid crystal display panel module and gate driver thereof
CN1901018B (en) * 2005-07-18 2010-12-08 奇美电子股份有限公司 Display device and device for producing gamma correcting voltage
CN101388168B (en) * 2007-09-10 2010-12-15 中华映管股份有限公司 Time schedule controller, display device and method for regulating gamma voltage
CN105139885B (en) * 2015-07-20 2018-01-23 深圳市华星光电技术有限公司 A kind of programmable gamma electric voltage output device and display device
GB2549112B (en) * 2016-04-05 2021-09-15 M2M Tech Ltd Display system

Citations (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6462865A (en) 1987-09-02 1989-03-09 Sanyo Electric Co Disk player
US4926166A (en) * 1984-04-25 1990-05-15 Sharp Kabushiki Kaisha Display driving system for driving two or more different types of displays
JPH0660179A (en) 1992-03-27 1994-03-04 Hewlett Packard Co <Hp> Method and apparatus for recovering color information data
JPH06195046A (en) 1992-12-25 1994-07-15 Fujitsu Ltd Driving circuit for liquid crystal display device
JPH08166773A (en) 1994-12-13 1996-06-25 Internatl Business Mach Corp <Ibm> Analog-video-signal correcting device and tft liquid crystaldisplay device
US5534885A (en) * 1992-12-02 1996-07-09 Nec Corporation Circuit for driving liquid crystal device
JPH08185141A (en) 1994-12-27 1996-07-16 Seiko Epson Corp Projection display device
JPH08227283A (en) 1995-02-21 1996-09-03 Seiko Epson Corp Liquid crystal display device, its driving method and display system
JPH08317380A (en) 1995-05-16 1996-11-29 Sony Corp Surface sequential color display device
JPH0934411A (en) 1995-07-25 1997-02-07 Hitachi Ltd Image display device and liquid crystal display controller
JPH09101762A (en) 1995-10-04 1997-04-15 Toshiba Corp Portable electronic equipment
JPH09130710A (en) 1995-11-06 1997-05-16 Sharp Corp Liquid crystal display video signal generator
US5644329A (en) 1993-02-19 1997-07-01 Asahi Glass Company Ltd. Display apparatus and a data signal forming method for the display apparatus
US5796384A (en) * 1994-12-21 1998-08-18 Samsung Electronics Co., Ltd. Gamma correction circuit of a liquid crystal display using a memory device
JPH10319922A (en) 1997-03-14 1998-12-04 Seiko Epson Corp Dynamic range adjusting method for liquid crystal display device, liquid crystal display device, and electronic equipment
JPH1113413A (en) 1997-06-23 1999-01-19 Hitachi Ltd Space machine starting system for auxiliary machine of power plant
US6046719A (en) 1994-12-15 2000-04-04 Sarnoff Corporation Column driver with switched-capacitor D/A converter
US6115084A (en) 1994-12-27 2000-09-05 Seiko Epson Corporation Projection-type display apparatus
US6160532A (en) * 1997-03-12 2000-12-12 Seiko Epson Corporation Digital gamma correction circuit, gamma correction method, and a liquid crystal display apparatus and electronic device using said digital gamma correction circuit and gamma correction method
US6462735B2 (en) * 1998-07-06 2002-10-08 Seiko Epson Corporation Display device, gamma correction method, and electronic equipment

Patent Citations (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4926166A (en) * 1984-04-25 1990-05-15 Sharp Kabushiki Kaisha Display driving system for driving two or more different types of displays
JPS6462865A (en) 1987-09-02 1989-03-09 Sanyo Electric Co Disk player
JPH0660179A (en) 1992-03-27 1994-03-04 Hewlett Packard Co <Hp> Method and apparatus for recovering color information data
US5534885A (en) * 1992-12-02 1996-07-09 Nec Corporation Circuit for driving liquid crystal device
JPH06195046A (en) 1992-12-25 1994-07-15 Fujitsu Ltd Driving circuit for liquid crystal display device
US5644329A (en) 1993-02-19 1997-07-01 Asahi Glass Company Ltd. Display apparatus and a data signal forming method for the display apparatus
JPH08166773A (en) 1994-12-13 1996-06-25 Internatl Business Mach Corp <Ibm> Analog-video-signal correcting device and tft liquid crystaldisplay device
US6046719A (en) 1994-12-15 2000-04-04 Sarnoff Corporation Column driver with switched-capacitor D/A converter
US5796384A (en) * 1994-12-21 1998-08-18 Samsung Electronics Co., Ltd. Gamma correction circuit of a liquid crystal display using a memory device
JPH08185141A (en) 1994-12-27 1996-07-16 Seiko Epson Corp Projection display device
US6115084A (en) 1994-12-27 2000-09-05 Seiko Epson Corporation Projection-type display apparatus
JPH08227283A (en) 1995-02-21 1996-09-03 Seiko Epson Corp Liquid crystal display device, its driving method and display system
JPH08317380A (en) 1995-05-16 1996-11-29 Sony Corp Surface sequential color display device
JPH0934411A (en) 1995-07-25 1997-02-07 Hitachi Ltd Image display device and liquid crystal display controller
JPH09101762A (en) 1995-10-04 1997-04-15 Toshiba Corp Portable electronic equipment
JPH09130710A (en) 1995-11-06 1997-05-16 Sharp Corp Liquid crystal display video signal generator
US6160532A (en) * 1997-03-12 2000-12-12 Seiko Epson Corporation Digital gamma correction circuit, gamma correction method, and a liquid crystal display apparatus and electronic device using said digital gamma correction circuit and gamma correction method
JPH10319922A (en) 1997-03-14 1998-12-04 Seiko Epson Corp Dynamic range adjusting method for liquid crystal display device, liquid crystal display device, and electronic equipment
JPH1113413A (en) 1997-06-23 1999-01-19 Hitachi Ltd Space machine starting system for auxiliary machine of power plant
US6462735B2 (en) * 1998-07-06 2002-10-08 Seiko Epson Corporation Display device, gamma correction method, and electronic equipment

Also Published As

Publication number Publication date
TW376501B (en) 1999-12-11
US6271822B1 (en) 2001-08-07
JPH11259038A (en) 1999-09-24

Similar Documents

Publication Publication Date Title
USRE40772E1 (en) Digital liquid crystal display driving circuit
US5844539A (en) Image display system
US7109957B2 (en) Digital display driving circuit for light emitting diode display
KR101012788B1 (en) Liquid crystal display and driving method thereof
JP3133216B2 (en) Liquid crystal display device and driving method thereof
US6628253B1 (en) Picture display device and method of driving the same
GB2366439A (en) Driving arrangements for active matrix LCDs
US5600344A (en) Liquid crystal display
US5708453A (en) Ramp signal producing method, ramp signal producing apparatus, and liquid crystal drive/display apparatus
JPH10319922A (en) Dynamic range adjusting method for liquid crystal display device, liquid crystal display device, and electronic equipment
US6020872A (en) Matrix-type display device and method for driving the same
JP2005043829A (en) Driver for flat display and method for display on screen
JPH10313418A (en) Digital gamma correction circuit, liquid crystal display device using the same and electronic device
US11232764B2 (en) Display driver and display device
US6271821B1 (en) Interface for liquid crystal display
US6771238B1 (en) Liquid crystal display device
CN116403513A (en) Data driver and display device including the same
KR100298966B1 (en) Plane display device
JP2003330423A (en) Liquid crystal display device and its driving control method
KR20180059648A (en) Display device and method for driving the same
KR20070085515A (en) Reference current generating circuit, organic el drive circuit and organic el display employing it
US20100171735A1 (en) Data driving circuit for flat display panel with partial mode and method for processing pixel data of partial window
JPH08314421A (en) Display device and display panel driving method
US8154557B2 (en) Flat-panel display device
JP3991413B2 (en) Liquid crystal display device and driving circuit thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: AU OPTRONICS CORPORATION AMERICA,TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AU OPTRONICS CORP.;REEL/FRAME:024170/0671

Effective date: 20100401

AS Assignment

Owner name: AU OPTRONICS CORPORATION AMERICA,TEXAS

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE INFORMATION PREVIOUSLY RECORDED ON REEL 024170 FRAME 0671. ASSIGNOR(S) HEREBY CONFIRMS THE FIRST ASSIGNEE IS AU OPTRONICS CORP.;ASSIGNOR:AU OPTRONICS CORP.;REEL/FRAME:024278/0146

Effective date: 20100401

Owner name: AU OPTRONICS CORP.,TAIWAN

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE INFORMATION PREVIOUSLY RECORDED ON REEL 024170 FRAME 0671. ASSIGNOR(S) HEREBY CONFIRMS THE FIRST ASSIGNEE IS AU OPTRONICS CORP.;ASSIGNOR:AU OPTRONICS CORP.;REEL/FRAME:024278/0146

Effective date: 20100401

AS Assignment

Owner name: AU OPTRONICS CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AU OPTRONICS CORPORATION AMERICA;AU OPTRONICS CORP.;SIGNING DATES FROM 20120828 TO 20120904;REEL/FRAME:028906/0622

FPAY Fee payment

Year of fee payment: 12