USRE40716E1 - CDMA receiver with parallel interference suppression and optimized synchronization - Google Patents

CDMA receiver with parallel interference suppression and optimized synchronization Download PDF

Info

Publication number
USRE40716E1
USRE40716E1 US11/593,123 US59312306A USRE40716E US RE40716 E1 USRE40716 E1 US RE40716E1 US 59312306 A US59312306 A US 59312306A US RE40716 E USRE40716 E US RE40716E
Authority
US
United States
Prior art keywords
stage
decision
correlating
interference suppression
circuits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime, expires
Application number
US11/593,123
Inventor
Laurent Ouvry
Didier Varreau
Didier Lattard
Sebastien Leveque
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Original Assignee
Commissariat a lEnergie Atomique CEA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Commissariat a lEnergie Atomique CEA filed Critical Commissariat a lEnergie Atomique CEA
Priority to US11/593,123 priority Critical patent/USRE40716E1/en
Application granted granted Critical
Publication of USRE40716E1 publication Critical patent/USRE40716E1/en
Adjusted expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69Spread spectrum techniques
    • H04B1/707Spread spectrum techniques using direct sequence modulation
    • H04B1/7097Interference-related aspects
    • H04B1/7103Interference-related aspects the interference being multiple access interference
    • H04B1/7107Subtractive interference cancellation
    • H04B1/71075Parallel interference cancellation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69Spread spectrum techniques
    • H04B1/707Spread spectrum techniques using direct sequence modulation
    • H04B1/709Correlator structure
    • H04B1/7093Matched filter type
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69Spread spectrum techniques
    • H04B1/707Spread spectrum techniques using direct sequence modulation
    • H04B1/709Correlator structure
    • H04B1/7095Sliding correlator type

Definitions

  • the present invention relates to a CDMA (code division multiple access) receiver with parallel interference suppression and optimized synchronization.
  • CDMA code division multiple access
  • the invention relates to direct sequence spread spectrum (DSSS) digital transmission.
  • DSSS direct sequence spread spectrum
  • the invention has applications in radiocommunications systems with mobiles, in wireless local area networks (WLAN), in wireless local loops (WLL), in cable television and online multimedia services, in integrated home systems and electronic funds transfer, etc.
  • WLAN wireless local area networks
  • WLL wireless local loops
  • Direct sequence spread spectrum consists of modulating each symbol of a digital signal by a binary pseudorandom sequence. Such a sequence consists of N pulses or chips, whose duration Tc is equal to Ts/N.
  • the modulated signal has a spectrum spread over a range N times wider than that of the original signal.
  • demodulation consists of correlating the signal with the sequence used on transmission making it possible to once again find the information linked with the starting symbol.
  • FIG. 1 illustrates the principle of a spread spectrum signal receiver.
  • the receiver shown receives a signal r(t) and comprises a first circuit 10 , referred to hereinafter as the correlation means, and which can be a matched filter or a sliding correlator, a circuit 12 for recovering a symbol clock signal, which makes it possible to synchronize the receiver means, optionally a proceeding circuit 14 able to perform various supplementary processing operations, such as a delayed multiplication, a channel estimation, etc. and finally a circuit 16 able to take a decision on the value of the transmitted symbol.
  • a first circuit 10 referred to hereinafter as the correlation means, and which can be a matched filter or a sliding correlator
  • a circuit 12 for recovering a symbol clock signal which makes it possible to synchronize the receiver means
  • a proceeding circuit 14 able to perform various supplementary processing operations, such as a delayed multiplication, a channel estimation, etc.
  • a circuit 16 able to take a decision on the value of the
  • the first circuit of said receiver (correlation means 10 ), no matter whether it is a sliding correlator or a matched filter, plays an important part which can be defined with the aid of FIGS. 2 and 3 .
  • a sliding correlator ( FIG. 2 ) diagrammatically comprises a pseudo-random sequence generator 20 and a multiplier 22 receiving the input signal r(t) and the sequence delivered by the generator 20 , an adder 24 , a circuit 26 connected to the output of the adder 24 and relooped thereon and effecting a time lag.
  • the sliding correlator output is connected to an undersampler 28 .
  • the circuits 20 , 26 , 28 are controlled by a symbol clock signal Hs.
  • the matched filter ( FIG. 3 ) is generally a digital filter 30 , whose coefficients are matched to the sequence used. This filter receives the input signal r(t) and delivers a filtered signal applied to an undersampler 28 , which is controlled by the symbol clock signal Hs.
  • FIG. 4 shows the output Sf of the matched digital filter of FIG. 3 , as a function of the rank n of the samples.
  • FIG. 5 shows the output Sc of the sliding correlator when the local replica of the transmitted sequence is aligned with the transmitted sequence.
  • FIG. 6 shows the output Sc of said sliding correlator when the local replica of the sequence is not aligned with the transmitted sequence.
  • the correlation peak carrying the information on the symbol is marked P in FIGS. 4 and 5 .
  • a matched filter makes it possible to recover the symbol clock, e.g. by a recursive detection of the correlation peak on a window of N points (FIG. 4 ). It is also possible to recover the symbol clock with the aid of a sliding correlator, but this is more complex. There is a need for a stepwise modification of the phase of the local replica of the sequence until the output of the sliding correlator corresponds to an energy maximum and consequently to a correlation peak (case of FIG. 5 ).
  • the symbol clock recovery operation lasts a maximum of N symbol periods, i.e. NTs with a sliding correlator, whereas it only requires a single symbol period Ts with a matched filter.
  • the advantage of the matched filter is obvious with respect to the symbol clock signal acquisition speed.
  • Its disadvantage is its operational complexity, because its installation in the form of a finite pulse response digital filter (operating at the speed of the chips multiplied by the number of samples) requires N multiplications and N additions for each sample.
  • its structural complexity is linked with its operating complexity.
  • the sliding correlator only performs one multiplication and one addition for each new sample. Thus, although it is relatively poorly adapted to the clock recovery, it is very advantageous from the operating complexity standpoint.
  • the CDMA method can be of two types. If the different transmitters of users do not have a common time reference the system is said to be asynchronous, because the starts of the symbols of each user arrive at the receiver at different times. It is also possible to proceed in such a way that the starts of the symbols received from the different users (modulo period Ts of a symbol). The system is then said to be synchronous.
  • Asynchronous systems have the major advantage of not requiring an external synchronization signal, unlike in synchronous systems, but this is to the detriment of more serious constraints with respect to the spread sequence properties.
  • the sequences have random relative phases at the reception level.
  • a good separation of the signals assumes that the intercorrelations between sequences are small, no matter what the relative phases between the sequences.
  • ⁇ i,k 1 Ts ⁇ ⁇ 0 Ts ⁇ g i ⁇ ( t ) ⁇ g k ( t ) ⁇ d t .
  • a k is the amplitude of the signal of the user of rank k
  • g k (t) the pseudorandom sequence of said same user
  • d i the transmitted data
  • n(t) an additive, Gaussian, white noise.
  • i ranges from 0 to K ⁇ 1, K being the total number of users, but without assuming the value k of the user in question.
  • the first term i.e. A k d k makes it possible to again find the data item d k , the second term corresponding to a correlation with the signals corresponding to other users. This term is called multiple access interference or MAI.
  • a parallel interference suppression receiver generally uses:
  • the latter deliver signals ⁇ 1 1 , ⁇ 2 1 , ⁇ 3 1 , which are obtained by the spreading of signals Z by the pseudo-random sequences of three users.
  • the signals ⁇ of the other users are summated, i.e. respectively ⁇ 2.3 for user 1 , ⁇ 1.3 for user 2 and ⁇ 1.2 for user 3 .
  • These sums are subtracted from the reception signal r(t) in three subtractors 121 , 122 , 123 in order to obtain three new signals r 1 1 , r 2 1 , r 3 1 .
  • the signals r 1 1 , r 2 1 , r 3 1 can be processed in a second interference suppression stage and so on up to the ith interference suppression stage ESI i .
  • the signals r 1 1 , r 2 1 , r 3 1 permit a better estimate of the interference to be subtracted from the signal received r(t).
  • the stage of rank i i.e. ESI i
  • the subtractors with the signals r 1 i , r 2 i and r 3 i are only shown the subtractors with the signals r 1 i , r 2 i and r 3 i .
  • the receiver comprises a final stage or decision stage ED, with three channels containing correlation means 141 , 142 , 143 and three decision circuits 151 , 152 , 153 delivering the data d 1 , d 2 , d 3 .
  • the first stage ESI 1 contains synchronizing circuits 131 , 132 , 133 controlling the correlation means 101 , 102 , 103 and estimation means 111 , 112 , 113 .
  • the final stage ED there are synchronizing means 161 , 162 , 163 controlling the correlation means 141 , 142 , 143 and decision means 151 , 152 , 153 .
  • the applicant has decided to use the synchronization signal or signals calculated in the final receiver stage, said signals being less error-tainted, for controlling all the interference suppression stages for each user.
  • the invention renders unnecessary complex calculations for investigating clock signals at all the first stages and consequently considerably reduces the operational complexity of the receiver.
  • This complexity can be further reduced by the use of sliding correlators in the first stages and matched filters in the final stage.
  • the matched filter makes it possible to acquire the synchronization in a single symbol period, whilst the use of sliding correaltors makes it possible to reduce the operational complexity without deteriorating said acquisition time.
  • the present invention relates to a receiver for multiplex access transmission with distribution by codes and parallel multiple access interference suppression comprising:
  • the K synchronization signals also control the K correlation means.
  • the K correlation means of the K channels of the final stage are constituted by K matched filters with K pseudorandom sequences and the K correlation means of the K channels of each interference suppression stage are constituted by K sliding correlators.
  • FIG. 1 already described, shows a known spread spectrum receiver.
  • FIG. 3 already described, shows a matched filter.
  • FIG. 4 already described, shows the output signal of a matched filter.
  • FIG. 6 shows said same output signal when the local replica is not aligned with the transmitted sequence.
  • FIG. 7 already described, shows a CDMA receiver with multiple access interference suppression according to the prior art.
  • FIG. 8 shows a receiver according to the invention.
  • FIG. 8 illustrates an embodiment of a receiver according to the invention.
  • FIG. 8 corresponds to FIG. 7 and the same means carry the same references. It is obvious that the invention is not limited to three channels and in fact extends to K channels, K being random. Moreover, the number i of multiple access interference suppression stages is also of a random nature.
  • the synchronization means are constituted by the three means 171 , 172 , 173 in the decision stage ED, said means being used not only in the channels of the final stage, but also in the interference suppression stages like stage ESI 1 , where the signals delivered by the means 171 , 172 , 173 are applied to the correlation means 101 , 102 , 103 and to the estimation circuits 111 , 112 , 113 , following an appropriate time shift supplied by the circuits 181 , 182 , 183 comprising, modulo the symbol period, the processing time.
  • the correlations means 141 , 142 , 143 of the final stage are advantageously matched filters making it possible to acquire the synchronization in a single symbol period, whereas the correlation means 101 , 102 , 103 of the interference suppression stages are sliding correlators, which reduces the complexity without any deterioration to the acquisition time.

Abstract

A receiver for transmission and parallel interference has multiple access interference suppression stages having K channels, each comprising a correlation device corresponding to a particular pseudorandom sequence and interference generation and suppression device. Each stage delivers to the following stage signals at least partly freed from multiple access interferences. A decision stage receives the signals from the channels of the preceding suppression stage. Each decision stage has a correlation device corresponding to one of the pseudorandom sequences and decision device to deliver data. Devices for producing synchronization signals can control the interference suppression and the decision device. The devices producing the synchronization signals have components placed in the channels of the final stage. Further, the synchronization signals produced by these devices control the decision device of the channels of the final stage and the interference estimation device of the at least one interference suppression stages following appropriate time shifts.

Description

TECHNICAL FIELD
The present invention relates to a CDMA (code division multiple access) receiver with parallel interference suppression and optimized synchronization.
More generally, the invention relates to direct sequence spread spectrum (DSSS) digital transmission.
The invention has applications in radiocommunications systems with mobiles, in wireless local area networks (WLAN), in wireless local loops (WLL), in cable television and online multimedia services, in integrated home systems and electronic funds transfer, etc.
PRIOR ART
Direct sequence spread spectrum consists of modulating each symbol of a digital signal by a binary pseudorandom sequence. Such a sequence consists of N pulses or chips, whose duration Tc is equal to Ts/N. The modulated signal has a spectrum spread over a range N times wider than that of the original signal. On reception, demodulation consists of correlating the signal with the sequence used on transmission making it possible to once again find the information linked with the starting symbol.
This procedure has numerous advantages:
    • discretion, because the spectral power density of the signal is reduced by a factor N;
    • immunity against deliberate or parasitic, narrow band transmissions, because the correlation operation carried out at the receiver leads to the spectral spread of such transmissions;
    • difficult interception, because demodulation requires the knowledge of the sequence used on transmission;
    • resistance to multiple paths which, under certain conditions, give rise to selective frequency fading and consequently partly affect the transmitted signal;
    • possible multiple access by the allocation of different sequences to different users.
The direct sequence spread spectrum modulation method has been extensively described in the specialist literature and reference can e.g. be made to the following:
    • “CDMA Principles of Spread Spectrum Communication”, by Andrew J. VITERBI, Addison-Wesley Wireless Communication Series;
    • “Spread Spectrum Communications”, by Marvin K. SIMON et al., vol. I, 1983, Computer Science Press;
    • “Spread Spectrum Systems”, by R. C. DIXON, John WILEY and Sons.
The attached FIG. 1 illustrates the principle of a spread spectrum signal receiver. The receiver shown receives a signal r(t) and comprises a first circuit 10, referred to hereinafter as the correlation means, and which can be a matched filter or a sliding correlator, a circuit 12 for recovering a symbol clock signal, which makes it possible to synchronize the receiver means, optionally a proceeding circuit 14 able to perform various supplementary processing operations, such as a delayed multiplication, a channel estimation, etc. and finally a circuit 16 able to take a decision on the value of the transmitted symbol.
The first circuit of said receiver (correlation means 10), no matter whether it is a sliding correlator or a matched filter, plays an important part which can be defined with the aid of FIGS. 2 and 3.
A sliding correlator (FIG. 2) diagrammatically comprises a pseudo-random sequence generator 20 and a multiplier 22 receiving the input signal r(t) and the sequence delivered by the generator 20, an adder 24, a circuit 26 connected to the output of the adder 24 and relooped thereon and effecting a time lag. The sliding correlator output is connected to an undersampler 28. The circuits 20, 26, 28 are controlled by a symbol clock signal Hs.
The matched filter (FIG. 3) is generally a digital filter 30, whose coefficients are matched to the sequence used. This filter receives the input signal r(t) and delivers a filtered signal applied to an undersampler 28, which is controlled by the symbol clock signal Hs.
Viewed from the output of the undersampler 28, said two architectures are equivalent. However, viewed from the input of the undersampler 28, they are different, because they do not deliver the same signal, as is revealed by FIGS. 4, 5 and 6.
FIG. 4 shows the output Sf of the matched digital filter of FIG. 3, as a function of the rank n of the samples. FIG. 5 shows the output Sc of the sliding correlator when the local replica of the transmitted sequence is aligned with the transmitted sequence. FIG. 6 shows the output Sc of said sliding correlator when the local replica of the sequence is not aligned with the transmitted sequence. The correlation peak carrying the information on the symbol is marked P in FIGS. 4 and 5.
These drawings show that the sliding correlator needs an information linked with the timing of the symbols, so-called symbol clock signal and designated Hs to enable the local replica of the sequence to be aligned with the sequence modulating the symbols received, otherwise the demodulation of the symbols is impossible (case of FIG. 6). The matched filter does not require this information. Thus, what firstly differentiates a sliding correlator structure and a matched filter structure is that the former needs an external synchronization information.
A matched filter makes it possible to recover the symbol clock, e.g. by a recursive detection of the correlation peak on a window of N points (FIG. 4). It is also possible to recover the symbol clock with the aid of a sliding correlator, but this is more complex. There is a need for a stepwise modification of the phase of the local replica of the sequence until the output of the sliding correlator corresponds to an energy maximum and consequently to a correlation peak (case of FIG. 5).
Although both these structures make it possible to find the symbol clock again, they do not do so at the same speed. The symbol clock recovery operation lasts a maximum of N symbol periods, i.e. NTs with a sliding correlator, whereas it only requires a single symbol period Ts with a matched filter.
Thus, the advantage of the matched filter is obvious with respect to the symbol clock signal acquisition speed. Its disadvantage is its operational complexity, because its installation in the form of a finite pulse response digital filter (operating at the speed of the chips multiplied by the number of samples) requires N multiplications and N additions for each sample. Thus, its structural complexity is linked with its operating complexity.
The sliding correlator only performs one multiplication and one addition for each new sample. Thus, although it is relatively poorly adapted to the clock recovery, it is very advantageous from the operating complexity standpoint.
The CDMA method can be of two types. If the different transmitters of users do not have a common time reference the system is said to be asynchronous, because the starts of the symbols of each user arrive at the receiver at different times. It is also possible to proceed in such a way that the starts of the symbols received from the different users (modulo period Ts of a symbol). The system is then said to be synchronous. Asynchronous systems have the major advantage of not requiring an external synchronization signal, unlike in synchronous systems, but this is to the detriment of more serious constraints with respect to the spread sequence properties.
Thus, in an asynchronous CDMA system, the sequences have random relative phases at the reception level. Thus, a good separation of the signals assumes that the intercorrelations between sequences are small, no matter what the relative phases between the sequences.
If gi(t) and gk(t) are used for designating two pseudorandom sequences allocated to users i and k, it is possible to define a coefficient μi,k translating the correlation between these two sequences. This coefficient is equal to the mean, on the duration Ts of a symbol, of the product of the sequences, i.e.: μ i , k = 1 Ts 0 Ts g i ( t ) g k ( t ) t .
This coefficient represents an autocorrelation if i=k and an inter-correction if i≠k.
The signal at the output of the correlator corresponding to the user of rank k (i.e. following the undersampler 28 of FIG. 2) can be written, as a function of its coefficient: A k d k + K - 1 i = 0 i k μ i , k A i d i + 1 Ts 0 Ts n ( t ) · g k ( t ) · t
where Ak is the amplitude of the signal of the user of rank k, gk(t) the pseudorandom sequence of said same user, di the transmitted data and n(t) an additive, Gaussian, white noise. In this expression, i ranges from 0 to K−1, K being the total number of users, but without assuming the value k of the user in question.
The first term, i.e. Akdk makes it possible to again find the data item dk, the second term corresponding to a correlation with the signals corresponding to other users. This term is called multiple access interference or MAI.
The existence of this multiple access interference leads to a non-negligible consequence with respect to the capacity of the transmission system, i.e. the number of acceptable simultaneous users and on the performance characteristics of the system.
Much research has been carried out with the aim of reducing this interference phenomenon and reference can be made to the following:
    • research on pseudorandom spread sequences,
    • research on the management of the power levels of different transmitters,
    • the use of adaptive antennas,
    • research on hihger performance receiver structures.
The latter research has more particularly involved “sub-optimum” receiver structures which, unlike an optimum structure, effect a good compromise between performance characteristics and operating complexity. Among these, interest is attached to parallel interference suppression structures and details of these are given below.
A parallel interference suppression receiver generally uses:
    • a first stage based on a conventional detector with a bank of correlation means;
    • means for generating an interference signal,
    • means for suppressing in said signal interference produced by other system users,
    • a final stage of estimating the final data.
Such a procedure is described in the article by R. M. BUEHRER et al. entitled “Analysis of DS-CDMA Parallel Interference Cancellation with Phase and Timing Erros”, published in IEEE Journal of Selected Areas in Communications, vol. 14, No. 8, Oct. 1996, pp 1522-1535. The corresponding receiver is illustrated in the attached FIG. 7 in the case of three users. The reception sign r(t) is processed in a first interference suppression stage ESI1 constituted by three user correlation means 101, 102, 103. These correlation means deliver three decision signals Z1 1, Z2 1, Z3 1, which are processed in three interference estimation circuits 111, 112, 113. The latter deliver signals Ŝ1 1, Ŝ2 1, Ŝ3 1, which are obtained by the spreading of signals Z by the pseudo-random sequences of three users. For each user, the signals Ŝ of the other users are summated, i.e. respectively Σ2.3 for user 1, Σ1.3 for user 2 and Σ1.2 for user 3. These sums are subtracted from the reception signal r(t) in three subtractors 121, 122, 123 in order to obtain three new signals r1 1, r2 1, r3 1.
In turn, the signals r1 1, r2 1, r3 1 can be processed in a second interference suppression stage and so on up to the ith interference suppression stage ESIi. Thus, freed from at least part of the multiple access noise, the signals r1 1, r2 1, r3 1 permit a better estimate of the interference to be subtracted from the signal received r(t). In the stage of rank i, i.e. ESIi, are only shown the subtractors with the signals r1 i, r2 i and r3 i.
The receiver comprises a final stage or decision stage ED, with three channels containing correlation means 141, 142, 143 and three decision circuits 151, 152, 153 delivering the data d1, d2, d3.
In each stage there are synchronization means for the control of the different circuits. Thus, the first stage ESI1 contains synchronizing circuits 131, 132, 133 controlling the correlation means 101, 102, 103 and estimation means 111, 112, 113. In the final stage ED there are synchronizing means 161, 162, 163 controlling the correlation means 141, 142, 143 and decision means 151, 152, 153.
In general terms, for constructing a multiple access interference correction signal, there is a need for three informations:
    • 1) a symbol clock (Hs),
    • 2) the amplitudes and
    • 3) the signs of signals carried on the channels I and Q after correlation, i.e. A(I) and A(Q).
All these informations are calculated or recorded for each stage, for the control of said stage and independently of what takes place in the other stages.
Although this arrangement makes it possible to obtain a correct operation of the receiver it is still relatively complex. The invention obviates this disadvantage by proposing a simpler structure, which also makes it possible to turn to the best account the performance characteristics of the correlation means.
DESCRIPTION OF THE INVENTION
Use is made of a system with direct sequence spread spectrum and several optionally asynchronous transmitters. At the parallel interference suppression receiver, the correlation peak or peaks corresponding to the different propagation paths of the signal of user k are placed precisely at the same locations in the symbol window, no matter what the considered suppression stage for a given symbol. Thus, the signal received contains the replicas of the signal transmitted by the user k associated with the propagation paths, at a fixed location for a given symbol in the symbol window. The time positions are estimated in the synchronization means and can doubtless be considered as different between individual stages, because during the suppression stages interference is progressively removed from the signal. However, the information received does not move relative to the window of the considered symbol. Thus, a single synchronization signal per path is sufficient and not one per path and per stage.
Thus, the applicant has decided to use the synchronization signal or signals calculated in the final receiver stage, said signals being less error-tainted, for controlling all the interference suppression stages for each user.
Thus, the invention renders unnecessary complex calculations for investigating clock signals at all the first stages and consequently considerably reduces the operational complexity of the receiver. This complexity can be further reduced by the use of sliding correlators in the first stages and matched filters in the final stage. As explained hereinbefore, the matched filter makes it possible to acquire the synchronization in a single symbol period, whilst the use of sliding correaltors makes it possible to reduce the operational complexity without deteriorating said acquisition time.
More specifically, the present invention relates to a receiver for multiplex access transmission with distribution by codes and parallel multiple access interference suppression comprising:
    • at least one multiple access interference suppression stage constituted by K channels, each comprising a correlation means corresponding to a particular pseudorandom sequence and interference generation and suppression means, each stage delivering to the following stage K signals at least partly freed from multiple access interferences,
    • a final, decision stage constituted by K channels receiving the K signals from the K channels of the preceding suppression stage and each comprising a correlation means corresponding to one of the pseudorandom sequences and decision means delivering a data item,
    • means for producing the synchronization signals able to control the interference suppression means,
    • means for producing synchronization signals able to control the decision means of the final stage, said receiver being characterized in that the means for producing the synchronization signals are constituted by K means placed solely in the K channels of the final stage, the K synchronization signals produced by these K means controlling the K decision means of the K channels of the final stage and the interference estimation means of the K channels of the interference suppression stages, following appropriate time shifts.
Thus, preferably, the K synchronization signals also control the K correlation means.
Preferably, the K correlation means of the K channels of the final stage are constituted by K matched filters with K pseudorandom sequences and the K correlation means of the K channels of each interference suppression stage are constituted by K sliding correlators.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1, already described, shows a known spread spectrum receiver.
FIG. 2, already described, shows a sliding correlator.
FIG. 3, already described, shows a matched filter.
FIG. 4, already described, shows the output signal of a matched filter.
FIG. 5, already described, shows the output signal of a sliding correlator when the local replica of the sequence is aligned with the transmitted sequences.
FIG. 6, already described, shows said same output signal when the local replica is not aligned with the transmitted sequence.
FIG. 7, already described, shows a CDMA receiver with multiple access interference suppression according to the prior art.
FIG. 8 shows a receiver according to the invention.
DESCRIPTION OF EMBODIMENTS
FIG. 8 illustrates an embodiment of a receiver according to the invention. FIG. 8 corresponds to FIG. 7 and the same means carry the same references. It is obvious that the invention is not limited to three channels and in fact extends to K channels, K being random. Moreover, the number i of multiple access interference suppression stages is also of a random nature.
In FIG. 8, the synchronization means are constituted by the three means 171, 172, 173 in the decision stage ED, said means being used not only in the channels of the final stage, but also in the interference suppression stages like stage ESI1, where the signals delivered by the means 171, 172, 173 are applied to the correlation means 101, 102, 103 and to the estimation circuits 111, 112, 113, following an appropriate time shift supplied by the circuits 181, 182, 183 comprising, modulo the symbol period, the processing time.
The correlations means 141, 142, 143 of the final stage are advantageously matched filters making it possible to acquire the synchronization in a single symbol period, whereas the correlation means 101, 102, 103 of the interference suppression stages are sliding correlators, which reduces the complexity without any deterioration to the acquisition time.

Claims (33)

1. A receiver for code distribution multiple access transmission and parallel multiple access interference suppression, the receiver comprising:
at least one multiple access interference suppression stage ESIi constituted by K channels, each comprising a correlation means corresponding to a particular pseudorandom sequence, an interference estimation means and an interference suppression means, each stage delivering to a following stage K signals at least partly freed from multiple access interferences,
a final, decision stage (ED) constituted by K channels receiving the K signals from the K channels of a preceding suppression stage and each comprising a correlation means corresponding to one of the pseudorandom sequences and decision means delivering a data item,
means for producing synchronization signals able to control the at least one multiple access interference suppression stage and
control the decision means of the final stage (ED), said receiver being characterized in that the means for producing the synchronization signals are constituted by K means solely placed in the K channels of the final stage (ED), the K synchronization signals produced by said K means controlling the K decision means of the K channels of the final stage (ED) and the interference estimation means of the K channels of the at least one interference suppression stages ESIi following appropriate time shifts.
2. Receiver according to claim 1, wherein the K synchronization signals also control the K correlation means of the K channels of the at least one multiple access interference suppression stage.
3. Receiver according to claim 1, wherein the K correlation means of the K channels of the final stage (ED) are constituted by K matched filters with K pseudorandom sequences and the K correlation means of the K channels of each interference suppression stage ESIi are constituted by K sliding correlators.
4. A spread spectrum receiver, comprising:
an interference suppression stage comprising three or more correlator circuits on three or more signal paths, the correlator circuits capable of providing an estimated signal based at least in part on a signal received at an input of said interference suppression stage; and
a decision stage capable of providing three or more data items contained in the received signal based at least in part on the estimated signal provided by the correlator circuits;
said decision stage comprising three or more decision circuits and three or more synchronization circuits having outputs coupled to the three or more correlator circuits of said interference suppression stage and being further coupled to the three or more decision circuits of said decision stage.
5. A spread spectrum receiver as claimed in claim 4, further comprising three or more time shift circuits coupled between the outputs of the three or more synchronization circuits and the three or more correlator circuits of said interference suppression stage.
6. A spread spectrum receiver as claimed in claim 4, further comprising three or more time shift circuits coupled between the outputs of the three or more synchronization circuits and the three or more correlator circuits of said interference suppression stage, the time shift of the time shift circuits comprising a symbol period or approximately the symbol period.
7. A spread spectrum receiver as claimed in claim 4, further comprising three or more time shifts circuits coupled between the outputs of the three or more synchronization circuits and the three or more correlator circuits of said interference suppression stage, the time shift of the time shift circuits comprising a processing time or approximately the processing time.
8. A spread spectrum receiver as claimed in claim 4, further comprising a second interference suppression stage coupled between said first interference suppression stage and said decision stage, said second interference suppression stage comprising three or more subtractor circuits capable of subtracting an interference estimation from the received signal prior to processing by said decision stage.
9. A spread spectrum receiver as claimed in claim 4, wherein the correlator circuits of said interference suppression stage comprise sliding correlators.
10. A spread spectrum receiver as claimed in claim 4, further comprising three or more correlator circuits in said decision stage coupled to inputs of the three or more decision circuits of said decision stage.
11. A spread spectrum receiver as claimed in claim 4, further comprising three or more correlator circuits in said decision stage coupled to inputs of the three or more decision circuits of said decision stage, the three or more correlator circuits of the decision stage comprising matched filters.
12. A spread spectrum receiver as claimed in claim 4, wherein the correlator circuits of said interference suppression stage comprise sliding correlators, and further comprising three or more correlator circuits in said decision stage coupled to inputs of the three or more decision circuits of said decision stage.
13. A spread spectrum receiver as claimed in claim 4, wherein the correlator circuits of said interference suppression stage comprise sliding correlators, and further comprising three or more correlator circuits in said decision stage coupled to inputs of the three or more decision circuits of said decision stage, the three or more correlator circuits of said decision stage comprising matched filters.
14. A spread spectrum receiver, comprising:
means for suppressing interference in a received signal, said interference suppressing means comprising three or more correlation means on three or more signal paths, the correlation means being capable of providing an estimated signal based at least in part on the received signal; and
means for providing three or more data items contained in the received signal based at least in part on the estimated signals provided by the correlation means;
said data item providing means comprising three or more decision means and three or more synchronization means having outputs coupled to the three or more correlation means of said interference suppression means and being further coupled to the three or more decision means of said data item providing means.
15. A spread spectrum receiver as claimed in claim 14, further comprising three or more time shifting means coupled between the outputs of the three or more synchronization means and the three or more correlation means of said interference suppression means.
16. A spread spectrum receiver as claimed in claim 14, further comprising three or more time shifting means coupled between the outputs of the three or more synchronization means and the three or more correlation means of said interference suppression means, a time shift of the time shifting means comprising a symbol period or approximately the symbol period.
17. A spread spectrum receiver as claimed in claim 14, further comprising three or more time shifting coupled between the outputs of the three or more synchronization means and the three or more correlation means of said interference suppression stage, a time shift of the time shifting means comprising a processing time or approximately the processing time.
18. A spread spectrum receiver as claimed in claim 14, further comprising means for further suppressing interference in the received signal, said further interference suppressing means being coupled between said first interference suppression means and said data item proving means, said further interference suppression means comprising three or more subtracting means capable of subtracting an interference estimation from the received signal prior to processing by said data item providing means.
19. A spread spectrum receiver as claimed in claim 14, wherein the correlation means of said interference suppression stage comprise sliding type correlating means.
20. A spread spectrum receiver as claimed in claim 14, further comprising three or more correlating means in said decision stage coupled to inputs of the three or more decision means of said data item providing means.
21. A spread spectrum receiver as claimed in claim 14, further comprising three or more correlating means in said data item providing means coupled to inputs of the three or more decision means of said data item providing means, the three or more correlating means of the data item providing means comprising matched filtering means.
22. A spread spectrum receiver as claimed in claim 14, wherein the correlating means of said interference suppression stage comprise sliding type correlation means, and further comprising three or more correlating means in said data item providing means coupled to inputs of the three or more decision means of said data item providing means.
23. A spread spectrum receiver as claimed in claim 14, wherein the correlating means of said interference suppression means comprise sliding type correlating means, and further comprising three or more correlation means in said data item providing means coupled to inputs of the three or more decision means of said data item providing means, the three or more correlating means of said data item providing means comprising matched type filtering means.
24. A method, comprising:
estimating a signal based at least in part on a received signal by correlating the received signal with a pseudorandom sequence on three or more signal paths to provide three or more estimated signals; and
deciding three or more data items contained in the received signal based at least in part on the estimated signals;
said deciding comprising synchronizing said deciding with said estimating or said correlating, or combinations thereof.
25. A method as claimed in claim 24, further comprising time shifting said synchronizing with respect to said correlating.
26. A method as claimed in claim 24, further comprising time shifting said synchronizing with respect to said correlating, a time shift of said time shifting comprising a symbol period or approximately the symbol period.
27. A method as claimed in claim 24, further comprising time shifting said synchronizing with respect to said correlating, a time shift of said time shifting comprising a processing time or approximately the processing time.
28. A method as claimed in claim 24, further subtracting an interference estimation from the received signal prior to said deciding.
29. A method as claimed in claim 24, wherein said correlating of said estimating comprising a sliding type correlating.
30. A method as claimed in claim 24, said deciding further comprising correlating the estimated signals prior to said deciding.
31. A method as claimed in claim 24, said deciding further comprising correlating the estimated signals prior to said deciding, said correlating the estimated signals comprising matched filter type correlating.
32. A method as claimed in claim 24, wherein said correlating of said estimating comprising a sliding type correlating, and said deciding further comprising correlating the estimated signals prior to said deciding.
33. A method as claimed in claim 24, wherein said correlating of said estimating comprising a sliding type correlating, and said deciding further comprising correlating the estimated signals prior to said deciding, said correlating the estimated signals comprising matched filter type correlating.
US11/593,123 1999-07-01 2006-11-02 CDMA receiver with parallel interference suppression and optimized synchronization Expired - Lifetime USRE40716E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/593,123 USRE40716E1 (en) 1999-07-01 2006-11-02 CDMA receiver with parallel interference suppression and optimized synchronization

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FR9908476A FR2795893B1 (en) 1999-07-01 1999-07-01 CDMA RECEIVER WITH PARALLEL INTERFERENCE SUPPRESSION AND OPTIMIZED SYNCHRONIZATION
US09/598,372 US6813308B1 (en) 1999-07-01 2000-06-21 CDMA receiver with parallel interference suppression and optimized synchronization
US11/593,123 USRE40716E1 (en) 1999-07-01 2006-11-02 CDMA receiver with parallel interference suppression and optimized synchronization

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/598,372 Reissue US6813308B1 (en) 1999-07-01 2000-06-21 CDMA receiver with parallel interference suppression and optimized synchronization

Publications (1)

Publication Number Publication Date
USRE40716E1 true USRE40716E1 (en) 2009-06-02

Family

ID=9547583

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/598,372 Ceased US6813308B1 (en) 1999-07-01 2000-06-21 CDMA receiver with parallel interference suppression and optimized synchronization
US11/593,123 Expired - Lifetime USRE40716E1 (en) 1999-07-01 2006-11-02 CDMA receiver with parallel interference suppression and optimized synchronization

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/598,372 Ceased US6813308B1 (en) 1999-07-01 2000-06-21 CDMA receiver with parallel interference suppression and optimized synchronization

Country Status (4)

Country Link
US (2) US6813308B1 (en)
EP (1) EP1065797B1 (en)
DE (1) DE60035742T2 (en)
FR (1) FR2795893B1 (en)

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4470138A (en) 1982-11-04 1984-09-04 The United States Of America As Represented By The Secretary Of The Army Non-orthogonal mobile subscriber multiple access system
US5099493A (en) 1990-08-27 1992-03-24 Zeger-Abrams Incorporated Multiple signal receiver for direct sequence, code division multiple access, spread spectrum signals
US5467368A (en) 1993-11-05 1995-11-14 Kokusai Denshin Denwa Kabushiki Kaisha Spread spectrum signal demodulator
US5719852A (en) 1993-04-22 1998-02-17 Interdigital Technology Corporation Spread spectrum CDMA subtractive interference canceler system
FR2770060A1 (en) 1997-10-22 1999-04-23 Commissariat Energie Atomique Differential receivers combining coherent and non-coherent processing to form interference correction signal
US6137788A (en) * 1995-06-13 2000-10-24 Ntt Mobile Communications Network, Inc. CDMA demodulating apparatus
US6192067B1 (en) * 1996-12-20 2001-02-20 Fujitsu Limited Multistage interference canceller
US6222833B1 (en) 1997-12-22 2001-04-24 Lg Communications & Information, Ltd. Device and method for multiuser detection in DS-CDMA system
US6229857B1 (en) 1998-06-02 2001-05-08 Intel Corporation Adaptive ingress filtering system
US6473451B1 (en) * 1997-03-05 2002-10-29 Fujitsu Limited Signal to interference power ratio measuring apparatus and signal to interference power ratio measuring method as well as transmission power controlling method under CDMA communication system

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4470138A (en) 1982-11-04 1984-09-04 The United States Of America As Represented By The Secretary Of The Army Non-orthogonal mobile subscriber multiple access system
US5099493A (en) 1990-08-27 1992-03-24 Zeger-Abrams Incorporated Multiple signal receiver for direct sequence, code division multiple access, spread spectrum signals
US5719852A (en) 1993-04-22 1998-02-17 Interdigital Technology Corporation Spread spectrum CDMA subtractive interference canceler system
US5467368A (en) 1993-11-05 1995-11-14 Kokusai Denshin Denwa Kabushiki Kaisha Spread spectrum signal demodulator
US6137788A (en) * 1995-06-13 2000-10-24 Ntt Mobile Communications Network, Inc. CDMA demodulating apparatus
US6192067B1 (en) * 1996-12-20 2001-02-20 Fujitsu Limited Multistage interference canceller
US6473451B1 (en) * 1997-03-05 2002-10-29 Fujitsu Limited Signal to interference power ratio measuring apparatus and signal to interference power ratio measuring method as well as transmission power controlling method under CDMA communication system
FR2770060A1 (en) 1997-10-22 1999-04-23 Commissariat Energie Atomique Differential receivers combining coherent and non-coherent processing to form interference correction signal
US6222833B1 (en) 1997-12-22 2001-04-24 Lg Communications & Information, Ltd. Device and method for multiuser detection in DS-CDMA system
US6229857B1 (en) 1998-06-02 2001-05-08 Intel Corporation Adaptive ingress filtering system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Buehrer, R.M., et al., "Analysis of DS-CDMA Parallel Interference Cancellation with Phase and Timing Errors," IEEE Jour. on Sel. Areas of Communications, vol. 14, No. 8, pp. 1522-1535, Oct. 1996.

Also Published As

Publication number Publication date
EP1065797B1 (en) 2007-08-01
FR2795893A1 (en) 2001-01-05
DE60035742D1 (en) 2007-09-13
DE60035742T2 (en) 2008-04-30
FR2795893B1 (en) 2001-08-17
US6813308B1 (en) 2004-11-02
EP1065797A1 (en) 2001-01-03

Similar Documents

Publication Publication Date Title
US5719899A (en) Multiple access digital transmission system and a radio base station and a receiver for use in such a system
US6661835B1 (en) Receiving device and channel estimator for use in a CDMA communication system
EP0756391B1 (en) Method of selecting radio wave propagation paths in a spread spectrum communication system
US6570909B1 (en) Interference suppression in a CDMA receiver
EP0749223B1 (en) Device and method for initially synchronizing spread-spectrum code of cdma transmission system
US5790588A (en) Spread spectrum transmitter and receiver employing composite spreading codes
US6154487A (en) Spread-spectrum signal receiving method and spread-spectrum signal receiving apparatus
US5757845A (en) Adaptive spread spectrum receiver
EP1065796B1 (en) Base station system including parallel interference cancellation processor
US6363106B1 (en) Method and apparatus for despreading OQPSK spread signals
JP3377983B2 (en) Spread spectrum interference cancellation system and method
US6172969B1 (en) CDMA receiver employing successive cancellation of training-signal interference
EP1774670B1 (en) Use of adaptive filters in cdma wireless systems employing pilot signals
US6947470B2 (en) Rake receiver for a CDMA system, in particular incorporated in a cellular mobile phone
EP1139576B1 (en) Co-processor for correlation in CDMA receiver
JPH10327126A (en) Cdma receiver
US6625201B1 (en) Coherent receiver with channel estimator
EP0807345A1 (en) Data transmission method, transmitter, and receiver
USRE40716E1 (en) CDMA receiver with parallel interference suppression and optimized synchronization
Han et al. A new adaptive code-acquisition algorithm using parallel subfilter structure
JP3908853B2 (en) Interference signal regeneration device
KR100705899B1 (en) Cell searcher of asynchronous terminal modem and Method for detecting downlink STTD encoding indicator
JPH11275061A (en) Interference eliminating receiver

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12