USRE38537E1 - Self-diagnosis arrangement for a video display and method of implementing the same - Google Patents

Self-diagnosis arrangement for a video display and method of implementing the same Download PDF

Info

Publication number
USRE38537E1
USRE38537E1 US09/401,485 US40148599A USRE38537E US RE38537 E1 USRE38537 E1 US RE38537E1 US 40148599 A US40148599 A US 40148599A US RE38537 E USRE38537 E US RE38537E
Authority
US
United States
Prior art keywords
video
signals
horizontal
signal
vertical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09/401,485
Inventor
Young-Hee Kim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Priority to US09/401,485 priority Critical patent/USRE38537E1/en
Application granted granted Critical
Publication of USRE38537E1 publication Critical patent/USRE38537E1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G1/00—Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data
    • G09G1/06—Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data using single beam tubes, e.g. three-dimensional or perspective representation, rotation or translation of display pattern, hidden lines, shadows
    • G09G1/14—Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data using single beam tubes, e.g. three-dimensional or perspective representation, rotation or translation of display pattern, hidden lines, shadows the beam tracing a pattern independent of the information to be displayed, this latter determining the parts of the pattern rendered respectively visible and invisible
    • G09G1/16—Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data using single beam tubes, e.g. three-dimensional or perspective representation, rotation or translation of display pattern, hidden lines, shadows the beam tracing a pattern independent of the information to be displayed, this latter determining the parts of the pattern rendered respectively visible and invisible the pattern of rectangular co-ordinates extending over the whole area of the screen, i.e. television type raster
    • G09G1/165—Details of a display terminal using a CRT, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/282—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere
    • G01R31/2825—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere in household appliances or professional audio/video equipment
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N17/00—Diagnosis, testing or measuring for television systems or their details
    • H04N17/04—Diagnosis, testing or measuring for television systems or their details for receivers
    • H04N17/045—Self-contained testing apparatus
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/08—Arrangements within a display terminal for setting, manually or automatically, display parameters of the display terminal
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/08—Fault-tolerant or redundant circuits, or circuits in which repair of defects is prepared

Definitions

  • the present invention relates to an apparatus for a video display, and a more particularly, to a video display apparatus having a self-diagnostic circuit and method of implementing self-diagnosis by utilizing the same.
  • a raster arrangement for preventing a user from mistakenly believing a monitor is not operating properly when no raster pattern is displayed on the monitor's screen when no video signal is input during a power-on state.
  • An exemplary apparatus including such arrangement is disclosed in Korean Utility Model Application No, 85-4679, wherein a vertical oscillation signal of sawtooth wave shape is automatically displayed on the screen of a monitor when an input signal supplied to the monitor is shut off.
  • a raster signal for displaying a raster pattern is limited to only utilizing either a flyback pulse or a RC oscillation circuit, for example, such as one of a bridge type or of a shifted-phase type, thereby displaying a single image pattern on a screen.
  • a synchronizing signal employed in the apparatus for displaying an image signal on the screen causes a vibration phenomenon when displaying video text, thereby resulting in an incorrect frequency adjustment for the synchronizing signal, for example, an error of approximately 1 KHz for a horizontal synchronizing signal and of approximately more than 3 Hz for a vertical synchronizing signal.
  • the above described apparatus merely provides the displayed sawtooth wave as a warning sign indicative of no video input signal to an observer.
  • a video display apparatus including a cable connector which is connected to a signal cable extended from an external system, an amplifying portion for receiving and amplifying a video signal supplied from an external system via the cable connector, and a cathode ray tube for displaying a video signal input from the amplifying portion, which apparatus comprises a microprocessor for storing information on the details of the status of a display, for generating internal horizontal and vertical synchronizing signals, respectively of predetermined frequencies, by selectively switching between horizontal and vertical synchronizing signals supplied from either an internal generator or external system via the cable connector, a portion for supplying a blanking signal and an image data to the amplifying means for self-diagnosis correspondingly depending upon information provided from the microprocessor, and a horizontal/vertical deflection circuit for receiving the internal horizontal and vertical synchronizing signals from the microprocessor and for supplying horizontal and vertical synchronizing signals to the cathode ray tube.
  • the video display apparatus further incorporates an oscillator together with the microprocessor's horizontal and vertical synchronizing circuit for generating internal horizontal and vertical synchronizing signals, and a pair of switches for switching between horizontal and vertical synchronizing signals internally generated or externally supplied for output to deflection circuitry of a cathode ray tube.
  • a video display apparatus incorporating a microprocessor, an on screen display portion and a cathode ray tube, which is characterized in that an external video image signal input is detected to generate variable horizontal/vertical deflection frequencies using an internal clock signal generator so that, in the absence of the external signal input, a sustained stabilized image is displayed.
  • a method for self-diagnosis comprising the steps of determining whether a signal cable is connected to a cable connector, generating internal horizontal and vertical synchronizing signals when no connection between the signal cable and the cable connector is detected, displaying an initial self-diagnostic function menu table, demanding an input by a key stroke manipulation from an user, and displaying a detail of a self-diagnostic information display in dependence upon the key input.
  • FIG. 1 is a block diagram constructed according to the principles of the present invention
  • FIG. 2 is a schematic diagram illustrating an exemplar embodiment for generating a synchronizing signal in the microprocessor unit of FIG. 1, and constructed according to the principles to the present invention
  • FIGS. 3A-3C are front views of a video display apparatus displaying various exemplar exhibits of self-diagnostic video text according to the principles of the present invention.
  • FIG. 1 a schematic block diagram of a preferred embodiment of the present invention is shown.
  • video signals including video component signals R (red), G (green),and B (blue) (hereinafter, referred to as a “RGB video signal”) and external horizontal and vertical synchronizing signals XHSYNC and XVSYNC (hereinafter, referred to as an “external H/V sync signal) are input through a cable into a video display via cable connector 1 .
  • RGB video signal video component signals
  • XHSYNC and XVSYNC hereinafter, referred to as an “external H/V sync signal
  • a video pre-amplifier 3 receives the RGB video signal from cable connector 1 , amplifies the received RGB video signal and then mixes the amplified RGB video signal with a video signal supplied from an on-screen display integrated circuit (hereinafter, referred to as an “OSD video signal”) for output to a video main amplifier 5 .
  • Video main amplifier 5 amplifies the magnitude of the mixed video signal output from video pre-amplifier 3 , to the extent capable of driving a cathode ray tube (CRT) 13 , and thus outputs an amplified mixed video signal to CRT 13 .
  • CRT cathode ray tube
  • a microprocessor 7 detects the frequency level of the external H/V sync signal XHSYNC and XVSYNC fed via cable connector 1 , determines the type of video mode currently being supplied, then adjusts deflection parameters and controls horizontal and vertical deflection integrated circuit 11 so as to accurately display a determined current video mode.
  • microprocessor 7 scans for a key input signal from a key pad (not shown) such that a video display is controlled according to a function corresponding to a key input signal.
  • the on-screen display pattern is arbitrarily interchangeable as a function of microprocessor 7 , the construction of which will be described in detail with respect to FIG. 2 .
  • On-screen display integrated circuit OSD IC 9 is adapted for display information using video signals SS stored in microprocessor 7 , and for the sake of easy manipulation of a video display apparatus such as a monitor, receives as inputs a control clock signal CLK and data DATA pertaining to image control from microprocessor 7 , and outputs, to video pre-amplifier 3 , an on-screen blanking signal BLK and an OSD video signal including respective video components of red R, green G and blue B.
  • on-screen display blanking signal BLK cause video pre-amplifier 3 to blank the RGB video signal such that an image displayed by OSD video signal is displayed clearly when the OSD video signal from OSD IC 9 and the RGB video signal from the external system are input to video preamplifier 3 simultaneously for display on a screen,
  • the DATA for picture control output by microprocessor 7 includes information for controlling horizontal position, vertical position, pin-cushion, vertical size, V-linearity, trap geoid and pin balance.
  • This DATA is fed to H/V deflection circuit 11 along with the control clock signal CLK and is accompanied by the horizontal and vertical synchronizing signals HSYNC, VSYNC supplied from microprocessor 7 .
  • H/V deflection circuit 11 supplies horizontal and vertical deflection signals to cathode ray tube 13 in response to the DATA, the control clock signal CLK and the horizontal and vertical synchronizing signals HSYNC, VSYNC supplied from microprocessor 7 .
  • the vertical and horizontal deflections signals are also supplied to OSD IC 9 via flyback buffer amplifiers 10 and 12 , respectively, as vertical and horizontal flyback signals.
  • microprocessor 7 incorporates a pair of switches 31 and 33 , responsive to a control signal from control block 21 , for selectively switching between internal horizontal and vertical synchronizing signals IHSYNC, IVSYNC, generated by internal horizontal and vertical sync signal generating circuits 25 and 27 which are connected to an oscillation device 23 , and external horizontal and vertical synchronizing signals input from cable connector 1 , for output as horizontal and vertical synchronizing signals HSYNC, VSYNC.
  • control block 21 may be utilized as either one of software construction or hardware construction.
  • the embodiment of control block 21 in microprocessor 7 of FIG. 2 is constructed by way of software arrangement as illustrated in the flow chart show in FIG. 4, however, it should be understood that the arrangement of control block 21 may easily be constructed by way of hardware configuration.
  • either internal horizontal synchronizing signal IHSYNC or external horizontal synchronizing signal XHSYNC is selected via switch 31 for output as horizontal synchronizing signal HSYNC for input to H/V deflection circuit 11
  • either internal vertical synchronizing signal IVSYNC or external vertical synchronizing signal XVSYNC is selected for output via switch 33 as vertical synchronizing signal VSYNC for input to H/V deflection circuit 11 .
  • microprocessor 7 includes a synchronizing counter block 29 .
  • Synchronizing counter block 29 provides count information in dependence upon the frequencies of the horizontal and vertical synchronizing signals HSYNC and VSYNC.
  • the internal horizontal and vertical synchronizing signals IHSYNC and IVSYNC, respectively generated by horizontal and vertical synchronizing circuits 25 and 27 , are set at predetermined frequency levels by, in part. frequency dividing a crystal oscillation frequency generated in oscillation device 23 .
  • microprocessor 7 when microprocessor 7 detects that the external horizontal and vertical synchronizing signals XHSYNC and XVSYNC are not input via cable connector 1 to ports HSYNCI and VSYNCI, microprocessor 7 controls switches 31 and 33 to output the internally generated horizontal and vertical synchronizing signals IHSYNC and IVSYNC as the horizontal and vertical synchronizing signals HSYNC and VSYNC.
  • a grounding terminal port SYNC GND of cable connector 1 which is connected to an input port P 1 of microprocessor 7 in FIG. 1, is grounded to the grounded to the grounding chassis of a system when cable connector 1 is engagedly connected with a system cable, thereby causing input port P 1 to shift to a “low” state.
  • a power supply of substantially +5 V voltage level is supplied via a pull-up resistor R 1 to input port P 1 , maintaining in a “high” state when the system cable is not connected to cable connector 1 . This enables microprocessor 7 to detect whether cable connector 1 is connected to an external system.
  • microprocessor 7 counts the frequency of external horizontal synchronizing signal XHSYNC.
  • a configuration of control block 21 in microprocessor 7 may well be constructed by way of a hardware configuration, especially by an application specific integrated circuit ASIC.
  • a variety of self-diagnosis display exhibits are shown displayed on the screens in FIG. 3A-3C.
  • a large detail of information indicative of various components of a video signal stored in microprocessor 7 and provided to OSD IC 9 can displayed according to a key input for selecting one of the functions of microprocessor 7 , and various kinds of parameters for adjusting the components of the pictorial image displayed to the viewer can be input by the viewer using, for example, the keys of the keypad (not shown), whether in a conventional diagnostic video display only a vertical waveform of sawtooth shape is displayed and adjustable.
  • color blocks including red block 310 , green block 320 , blue block 330 red-green block 340 , green-blue block 350 and red-blue block 360 are displayed on a video display, so as to illustrate, collectively or separately, the chromaticity and entirety of each of the video component colors red R, green G and blue B.
  • FIG. 3B a display of cross-hatch type designed for adjustment of a preset video mode is illustrated, by which such parameters as convergence or linearity characteristics of a CRT are provided, such that information about the CRT regarding this mode can be identified by the viewer.
  • FIG. 3C a plurality of messages required for an initial setting up of a video display screen are displayed in a sequential manner, wherein the frequency of an image currently being displayed or the counted value of a frequency counted by, for example, counter block 29 , as shown in FIG. 2 and including such information as horizontal size and vertical size of the image and the admitted range of an input voltage level and an usage of the keys for key input manipulation are scrolled on the display screen for a viewer's utilization.
  • a message representing no connection between cable connector and a cable of external system may also be displayed.
  • FIG. 4 is a flow chart showing a routine for self-diagnosis of a video display.
  • microprocessor 7 determines whether cable connector 1 is connected to a signal cable of an external system. When it is determined that a signal cable is connected to cable connector I, a routine for normal operation of the CRT is carried out in step 4 g. Accordingly, microprocessor 7 generates switching control signals for controlling switches 31 and 33 to select the external horizontal and vertical synchronizing signals XHSYNC and XVSYNC to be provided to output ports of microprocessor 7 as horizontal and vertical synchronizing output signals HSYNC and VSYNC.
  • microprocessor 7 controls, in step 4 b, the set up and generation of the internal horizontal and vertical synchronizing signals IHSYNC and IVSYNC by horizontal and vertical synchronizing circuits 25 and 27 as discussed with regard to FIG. 2, and generates switching control signals for controlling switches 31 and 33 to select the internally generated horizontal and vertical synchronizing signals IHSYNC and IVSYNC to be provided to output ports of microprocessor 7 as horizontal and vertical synchronizing output signals HSYNC and VSYNC.
  • the respective frequencies of internal horizontal and vertical synchronizing signals IHSYNC and IVSYNC are obtained by the following equations.
  • IHSYNC OSCILLATION ⁇ ⁇ CLOCK ⁇ ⁇ FREQUENCY X
  • IVSYNC OSCILLATION ⁇ ⁇ CLOCK ⁇ ⁇ FREQUENCY Y
  • the oscillation clock frequency is provided by the oscillation device 23 and each value of x and y is user adjustable according to, for example, a key input so that desired frequencies can be obtained.
  • step 4 c stored data for an initial self-diagnosis display, such as the color bars for video components as shown FIG. 3A, the cross-hatches as shown in FIG. 3B or the messages as shown in FIG. 3C, is output from microprocessor 7 and displayed on a video screen of CRT 13 via OSD IC 9 , pre-amplifier 3 and video amplifier 5 .
  • microprocessor 7 scans for a key input to detect a positive key input in order to display one of the self-diagnostic screen displays in FIGS. 3A, 3 B or 3 C whereas negative key input causes the self-diagnostic routine to end. For example, a message may be displayed inquiring of the viewer whether to continue the self-diagnostic routine, to which the viewer will respond by selection of a Y key for yes (positive) or an N key for no (negative).
  • a viewer is able to obtain information regarding the connection status between a signal cable and cable connector 1 , by referring to a message, as exemplified in FIG. 3C, and to get a variety of details regarding the status of either video components of an image or cathode ray tube by referring to a plurality of self-diagnostic displays.
  • a viewer can easily check the status of a signal input to the display and self-diagnostic tests for video components, such as colors, as well as for the status of a display, such as a CRT, can be accomplished, without connecting cable connector to an external system, by displaying a variety of internally generated images.
  • an external device for synchronizing signal generation is not needed when setting up the video display during factory production due to the capability of self-generation or internal generation of horizontal and vertical synchronization signals.
  • a self-diagnosis test for the video display such as a monitor, can be accomplished without connection to an external computer system due to the use of internally stored image information, thus effecting efficiency in use and in mass production.
  • the user could select a key input which causes the self-diagnostic routine to begin even when there is a connection between a cable and cable connector 1 .
  • the blanking signal BLK could enable the self-diagnostic display data, i.e., the OSD video signal, to be displayed on the entire screen or in a predetermined window portion as a picture-in-picture display.
  • the present invention not be limited to the particular embodiments disclosed as the best mode contemplated for carrying out the present invention, but that the present invention includes all embodiments failing within the scope of the appended claims.

Abstract

A self-diagnostic arrangement for a video display apparatus and method effectuating the same is disclosed. The apparatus according to the present invention includes a cable connector, amplifiers and a cathode ray tube and comprises a microprocessor storing information on a display status, for selectively switching signals to generate horizontal and vertical sync signals for displaying a variety of self-diagnostic displays, an on screen display IC for supplying a blanking signal and a video signal correspondingly responsive to information supplied from the microprocessor and a H/V deflection circuit for supplying on screen display video. signals to the CRT. There is also provided a method of self-diagnosis, which comprises the steps of generating internal horizontal and vertical sync.signals sync signals of predetermined frequency levels and displaying self-diagnostic screens representing video component colors and a display status.

Description

CROSS REFERENCE TO RELATED APPLICATIONS
This application make reference to, incorporates the same herein, and claims all benefits acruing under 35 U.S.C §119 from an application entitled A DISPLAY APPARATUS HAVING SELF-DIAGNOSTIC FUNCTION earlier filed in the Korean Industrial Property Office on 22 Oct. 1994 and assigned Ser. No. 27039/1994.
BACKGROUND OF THE INVENTION
The present invention relates to an apparatus for a video display, and a more particularly, to a video display apparatus having a self-diagnostic circuit and method of implementing self-diagnosis by utilizing the same.
Conventionally, in a video display apparatus such as a monitor for a personal computer system, there is provided a raster arrangement for preventing a user from mistakenly believing a monitor is not operating properly when no raster pattern is displayed on the monitor's screen when no video signal is input during a power-on state. An exemplary apparatus including such arrangement is disclosed in Korean Utility Model Application No, 85-4679, wherein a vertical oscillation signal of sawtooth wave shape is automatically displayed on the screen of a monitor when an input signal supplied to the monitor is shut off.
In the arrangement of such a conventional type display apparatus however, a raster signal for displaying a raster pattern is limited to only utilizing either a flyback pulse or a RC oscillation circuit, for example, such as one of a bridge type or of a shifted-phase type, thereby displaying a single image pattern on a screen. A synchronizing signal employed in the apparatus for displaying an image signal on the screen causes a vibration phenomenon when displaying video text, thereby resulting in an incorrect frequency adjustment for the synchronizing signal, for example, an error of approximately 1 KHz for a horizontal synchronizing signal and of approximately more than 3 Hz for a vertical synchronizing signal.
In addition, by only displaying a vertical signal of sawtooth wave type as a self raster signal during a period of no signal input, the above described apparatus merely provides the displayed sawtooth wave as a warning sign indicative of no video input signal to an observer.
SUMMARY OF THE INVENTION
Accordingly, it is an object of the present invention to provide a video display apparatus capable of self-diagnosis and a method therefore.
It is another object of the present invention to provide a self-diagnostic arrangement for a video display and method of implementing the same wherein an input external video signal is automatically detected in order to display a pictorial image on a screen in either the state the input video signal has been disabled or the state where the video display has disconnected from an external computer system, such that a variety of images are provided and displayed in order for an observer to confirm whether the monitor is in proper working order.
It is still another object of the present invention to provide a self-diagnosis arrangement for a video display and method thereof wherein a pictorial image in a more stabilized state is able to be displayed on a screen by use of an internally generated viable synchronizing signal when an external video signal input has been disabled.
It is yet another object of the present invention to provide a video display apparatus having a self-diagnostic function, which apparatus is capable of self-diagnosis, without using any external instruments for the diagnosis, during the process of production or when in use.
To achieve those and other objects, there is provided a video display apparatus including a cable connector which is connected to a signal cable extended from an external system, an amplifying portion for receiving and amplifying a video signal supplied from an external system via the cable connector, and a cathode ray tube for displaying a video signal input from the amplifying portion, which apparatus comprises a microprocessor for storing information on the details of the status of a display, for generating internal horizontal and vertical synchronizing signals, respectively of predetermined frequencies, by selectively switching between horizontal and vertical synchronizing signals supplied from either an internal generator or external system via the cable connector, a portion for supplying a blanking signal and an image data to the amplifying means for self-diagnosis correspondingly depending upon information provided from the microprocessor, and a horizontal/vertical deflection circuit for receiving the internal horizontal and vertical synchronizing signals from the microprocessor and for supplying horizontal and vertical synchronizing signals to the cathode ray tube.
The video display apparatus further incorporates an oscillator together with the microprocessor's horizontal and vertical synchronizing circuit for generating internal horizontal and vertical synchronizing signals, and a pair of switches for switching between horizontal and vertical synchronizing signals internally generated or externally supplied for output to deflection circuitry of a cathode ray tube.
There is also provided a video display apparatus incorporating a microprocessor, an on screen display portion and a cathode ray tube, which is characterized in that an external video image signal input is detected to generate variable horizontal/vertical deflection frequencies using an internal clock signal generator so that, in the absence of the external signal input, a sustained stabilized image is displayed.
There is yet provided a video display apparatus wherein a variety of information is stored in an on-screen display integrated circuit to be displayed in the form of characters and patterns, thereby providing a viewer with detailed optional information.
To achieve the above objects of the present invention, there is provided a method for self-diagnosis comprising the steps of determining whether a signal cable is connected to a cable connector, generating internal horizontal and vertical synchronizing signals when no connection between the signal cable and the cable connector is detected, displaying an initial self-diagnostic function menu table, demanding an input by a key stroke manipulation from an user, and displaying a detail of a self-diagnostic information display in dependence upon the key input.
BRIEF DESCRIPTION OF THE DRAWINGS
A more complete appreciation of the invention, and many of the attendant advantages thereof, will be readily apparent as the same becomes better understood by reference to the following detailed description when considered in conjunction with the accompanying drawings in which like reference symbols indicate the same or similar components, wherein:
FIG. 1 is a block diagram constructed according to the principles of the present invention;
FIG. 2 is a schematic diagram illustrating an exemplar embodiment for generating a synchronizing signal in the microprocessor unit of FIG. 1, and constructed according to the principles to the present invention;
FIGS. 3A-3C are front views of a video display apparatus displaying various exemplar exhibits of self-diagnostic video text according to the principles of the present invention; and
FIG. 4 is a flow chart illustrating the sequence of self-diagnosis according to the principles of the present invention.
DETAILED DESCRIPTION OF THE INVENTION
Turning now to the drawings and referring to FIG. 1, a schematic block diagram of a preferred embodiment of the present invention is shown. In a normal state of connection between cable connector 1, and an external system, video signals including video component signals R (red), G (green),and B (blue) (hereinafter, referred to as a “RGB video signal”) and external horizontal and vertical synchronizing signals XHSYNC and XVSYNC (hereinafter, referred to as an “external H/V sync signal) are input through a cable into a video display via cable connector 1.
A video pre-amplifier 3, receives the RGB video signal from cable connector 1, amplifies the received RGB video signal and then mixes the amplified RGB video signal with a video signal supplied from an on-screen display integrated circuit (hereinafter, referred to as an “OSD video signal”) for output to a video main amplifier 5. Video main amplifier 5 amplifies the magnitude of the mixed video signal output from video pre-amplifier 3, to the extent capable of driving a cathode ray tube (CRT) 13, and thus outputs an amplified mixed video signal to CRT 13.
A microprocessor 7 detects the frequency level of the external H/V sync signal XHSYNC and XVSYNC fed via cable connector 1, determines the type of video mode currently being supplied, then adjusts deflection parameters and controls horizontal and vertical deflection integrated circuit 11 so as to accurately display a determined current video mode.
Also, microprocessor 7 scans for a key input signal from a key pad (not shown) such that a video display is controlled according to a function corresponding to a key input signal.
In a self-raster display mode, particularly, the on-screen display pattern is arbitrarily interchangeable as a function of microprocessor 7, the construction of which will be described in detail with respect to FIG. 2.
On-screen display integrated circuit OSD IC 9 is adapted for display information using video signals SS stored in microprocessor 7, and for the sake of easy manipulation of a video display apparatus such as a monitor, receives as inputs a control clock signal CLK and data DATA pertaining to image control from microprocessor 7, and outputs, to video pre-amplifier 3, an on-screen blanking signal BLK and an OSD video signal including respective video components of red R, green G and blue B.
Here, on-screen display blanking signal BLK cause video pre-amplifier 3 to blank the RGB video signal such that an image displayed by OSD video signal is displayed clearly when the OSD video signal from OSD IC 9 and the RGB video signal from the external system are input to video preamplifier 3 simultaneously for display on a screen,
The DATA for picture control output by microprocessor 7 includes information for controlling horizontal position, vertical position, pin-cushion, vertical size, V-linearity, trap geoid and pin balance. This DATA is fed to H/V deflection circuit 11 along with the control clock signal CLK and is accompanied by the horizontal and vertical synchronizing signals HSYNC, VSYNC supplied from microprocessor 7.
H/V deflection circuit 11 supplies horizontal and vertical deflection signals to cathode ray tube 13 in response to the DATA, the control clock signal CLK and the horizontal and vertical synchronizing signals HSYNC, VSYNC supplied from microprocessor 7. The vertical and horizontal deflections signals are also supplied to OSD IC 9 via flyback buffer amplifiers 10 and 12, respectively, as vertical and horizontal flyback signals.
Referring now to FIG. 2, microprocessor 7 according to a preferred embodiment of the present invention, incorporates a pair of switches 31 and 33, responsive to a control signal from control block 21, for selectively switching between internal horizontal and vertical synchronizing signals IHSYNC, IVSYNC, generated by internal horizontal and vertical sync signal generating circuits 25 and 27 which are connected to an oscillation device 23, and external horizontal and vertical synchronizing signals input from cable connector 1, for output as horizontal and vertical synchronizing signals HSYNC, VSYNC. In the embodiment as illustrated in FIG. 2, control block 21 may be utilized as either one of software construction or hardware construction. The embodiment of control block 21 in microprocessor 7 of FIG. 2 is constructed by way of software arrangement as illustrated in the flow chart show in FIG. 4, however, it should be understood that the arrangement of control block 21 may easily be constructed by way of hardware configuration.
As a result, in dependence upon the instant state, either internal horizontal synchronizing signal IHSYNC or external horizontal synchronizing signal XHSYNC is selected via switch 31 for output as horizontal synchronizing signal HSYNC for input to H/V deflection circuit 11, while either internal vertical synchronizing signal IVSYNC or external vertical synchronizing signal XVSYNC is selected for output via switch 33 as vertical synchronizing signal VSYNC for input to H/V deflection circuit 11.
Additionally, microprocessor 7 includes a synchronizing counter block 29. The horizontal and vertical synchronizing signals HSYNC and VSYNC, selected by way of switches 31 and 33 as described above, are also supplied for input to synchronizing counter block 29. Synchronizing counter block 29 provides count information in dependence upon the frequencies of the horizontal and vertical synchronizing signals HSYNC and VSYNC.
The internal horizontal and vertical synchronizing signals IHSYNC and IVSYNC, respectively generated by horizontal and vertical synchronizing circuits 25 and 27, are set at predetermined frequency levels by, in part. frequency dividing a crystal oscillation frequency generated in oscillation device 23.
Referring again to FIG. 1, when microprocessor 7 detects that the external horizontal and vertical synchronizing signals XHSYNC and XVSYNC are not input via cable connector 1 to ports HSYNCI and VSYNCI, microprocessor 7 controls switches 31 and 33 to output the internally generated horizontal and vertical synchronizing signals IHSYNC and IVSYNC as the horizontal and vertical synchronizing signals HSYNC and VSYNC.
A grounding terminal port SYNC GND of cable connector 1, which is connected to an input port P1 of microprocessor 7 in FIG. 1, is grounded to the grounded to the grounding chassis of a system when cable connector 1 is engagedly connected with a system cable, thereby causing input port P1 to shift to a “low” state. On the contrary however, a power supply of substantially +5 V voltage level is supplied via a pull-up resistor R1 to input port P1, maintaining in a “high” state when the system cable is not connected to cable connector 1. This enables microprocessor 7 to detect whether cable connector 1 is connected to an external system.
Alternatively, in determining above described state of connection, microprocessor 7 counts the frequency of external horizontal synchronizing signal XHSYNC. In this regard, a configuration of control block 21 in microprocessor 7 may well be constructed by way of a hardware configuration, especially by an application specific integrated circuit ASIC.
A variety of self-diagnosis display exhibits are shown displayed on the screens in FIG. 3A-3C. As Illustrated, a large detail of information indicative of various components of a video signal stored in microprocessor 7 and provided to OSD IC 9 can displayed according to a key input for selecting one of the functions of microprocessor 7, and various kinds of parameters for adjusting the components of the pictorial image displayed to the viewer can be input by the viewer using, for example, the keys of the keypad (not shown), whether in a conventional diagnostic video display only a vertical waveform of sawtooth shape is displayed and adjustable.
In of FIG. 3A, color blocks including red block 310, green block 320, blue block 330 red-green block 340, green-blue block 350 and red-blue block 360 are displayed on a video display, so as to illustrate, collectively or separately, the chromaticity and entirety of each of the video component colors red R, green G and blue B.
Accordingly, the operational status of respective video component signals and circuits therefor as well as each the chromaticity thereof in a displayed screen including a state indicative of the integrity of a cathode ray tube, are provided as display information to a viewer.
In of FIG. 3B, a display of cross-hatch type designed for adjustment of a preset video mode is illustrated, by which such parameters as convergence or linearity characteristics of a CRT are provided, such that information about the CRT regarding this mode can be identified by the viewer.
In FIG. 3C, a plurality of messages required for an initial setting up of a video display screen are displayed in a sequential manner, wherein the frequency of an image currently being displayed or the counted value of a frequency counted by, for example, counter block 29, as shown in FIG. 2 and including such information as horizontal size and vertical size of the image and the admitted range of an input voltage level and an usage of the keys for key input manipulation are scrolled on the display screen for a viewer's utilization. A message representing no connection between cable connector and a cable of external system may also be displayed.
A preset procedure for effectuating the above embodiment of the present invention is discussed with regard to FIG. 4. FIG. 4 is a flow chart showing a routine for self-diagnosis of a video display. In step 4a, microprocessor 7 determines whether cable connector 1 is connected to a signal cable of an external system. When it is determined that a signal cable is connected to cable connector I, a routine for normal operation of the CRT is carried out in step 4g. Accordingly, microprocessor 7 generates switching control signals for controlling switches 31 and 33 to select the external horizontal and vertical synchronizing signals XHSYNC and XVSYNC to be provided to output ports of microprocessor 7 as horizontal and vertical synchronizing output signals HSYNC and VSYNC.
Alternatively, when it is determined that the cable connector 1 is not connected to a cable of the external system, microprocessor 7 controls, in step 4b, the set up and generation of the internal horizontal and vertical synchronizing signals IHSYNC and IVSYNC by horizontal and vertical synchronizing circuits 25 and 27 as discussed with regard to FIG. 2, and generates switching control signals for controlling switches 31 and 33 to select the internally generated horizontal and vertical synchronizing signals IHSYNC and IVSYNC to be provided to output ports of microprocessor 7 as horizontal and vertical synchronizing output signals HSYNC and VSYNC. The respective frequencies of internal horizontal and vertical synchronizing signals IHSYNC and IVSYNC are obtained by the following equations. IHSYNC = OSCILLATION   CLOCK   FREQUENCY X IVSYNC = OSCILLATION   CLOCK   FREQUENCY Y
Figure USRE038537-20040622-M00001
Where, the oscillation clock frequency is provided by the oscillation device 23 and each value of x and y is user adjustable according to, for example, a key input so that desired frequencies can be obtained.
Upon completion of setting up internal horizontal and vertical synchronizing signals, IHSYNC and IVSYNC to respective desired frequencies and selection thereof by switches 31 and 33, then in step 4c, stored data for an initial self-diagnosis display, such as the color bars for video components as shown FIG. 3A, the cross-hatches as shown in FIG. 3B or the messages as shown in FIG. 3C, is output from microprocessor 7 and displayed on a video screen of CRT 13 via OSD IC 9, pre-amplifier 3 and video amplifier 5.
Then, in step 4d, microprocessor 7 scans for a key input to detect a positive key input in order to display one of the self-diagnostic screen displays in FIGS. 3A, 3B or 3C whereas negative key input causes the self-diagnostic routine to end. For example, a message may be displayed inquiring of the viewer whether to continue the self-diagnostic routine, to which the viewer will respond by selection of a Y key for yes (positive) or an N key for no (negative).
Consequently, a viewer is able to obtain information regarding the connection status between a signal cable and cable connector 1, by referring to a message, as exemplified in FIG. 3C, and to get a variety of details regarding the status of either video components of an image or cathode ray tube by referring to a plurality of self-diagnostic displays.
As stated above, according to the self-diagnosis arrangement and method for a video display of the present invention, a viewer can easily check the status of a signal input to the display and self-diagnostic tests for video components, such as colors, as well as for the status of a display, such as a CRT, can be accomplished, without connecting cable connector to an external system, by displaying a variety of internally generated images.
In addition, according to the present invention an external device for synchronizing signal generation is not needed when setting up the video display during factory production due to the capability of self-generation or internal generation of horizontal and vertical synchronization signals. Further, a self-diagnosis test for the video display, such as a monitor, can be accomplished without connection to an external computer system due to the use of internally stored image information, thus effecting efficiency in use and in mass production.
While there have been illustrated and described what are considered to be embodiments of the present invention, it will be understood by those skilled in the art that various changes and modifications may be made, and equivalents may be substituted for elements thereof without departing from the true scope of the present invention. For example, the user could select a key input which causes the self-diagnostic routine to begin even when there is a connection between a cable and cable connector 1. Accordingly, the blanking signal BLK could enable the self-diagnostic display data, i.e., the OSD video signal, to be displayed on the entire screen or in a predetermined window portion as a picture-in-picture display. In addition, may modifications may be made to adapt a particular situation to the teaching of the present invention without departing from the central scope thereof. Therefore, it is intended that the present invention not be limited to the particular embodiments disclosed as the best mode contemplated for carrying out the present invention, but that the present invention includes all embodiments failing within the scope of the appended claims.

Claims (91)

What is claimed is:
1. A video display apparatus including a microprocessor, on-screen display integrated circuit and a cathode ray tube, characterized in that:
the microprocessor receives horizontal and vertical synchronization frequencies, generates internal horizontal and vertical synchronization frequencies and determines a state of connection between said apparatus and an external system; and
the cathode ray tube is fed with either one of said horizontal and vertical synchronization frequencies or said internal horizontal and vertical synchronization frequencies determined by said microprocessor in response to the state of connection.
2. A method for self-diagnosis testing of a video display apparatus including a cable connector, a microprocessor, on-screen display means and a cathode ray tube, said method comprising the steps of:
checking said cable connector to determine connection to an external system;
generating horizontal and vertical synchronizing frequencies in said microprocessor in case of no connection between said cable connector and external system; and
outputting a self-diagnosis display signal to said cathode ray tube from said on-screen display means responsive to an input signal supplied from said microprocessor.
3. The method of claim 2, further comprising the steps of:
detecting an input signal from a key pad; and
displaying a pre-stored self-diagnostic display on a screen of said cathode ray tube in response to said input signal from said key pad.
4. A method for self-diagnosis of a video display apparatus including a cable connector to which a signal cable of an external system is engagedly connected, amplifier means for amplifying a video signal input via said cable connector and a cathode ray tube for displaying said amplified video signal input from said amplifier means, said method comprising the steps of:
a first process for generating internally generated horizontal and vertical synchronizing signals of predetermined frequencies, respectively, on an occasion of no connection between said signal cable and cable connector; and
a second process for generating signals for at least two self-diagnosis display screens representing a detail of video component colors and display status from predetermined data stored in said apparatus.
5. A video display apparatus including a cable connector to which a signal cable of an external system is engagedly connected, an amplifier for receiving a first video signal supplied via said cable connector and a cathode ray tube for displaying said signal input from said amplifier, said apparatus comprising:
a microprocessor storing information for an image status being displayed, for selectively switching between internal horizontal and vertical synchronizing signals from an internal generator and external horizontal and vertical synchronizing signals from said external system to provide output horizontal and vertical synchronizing signals having predetermined frequency levels based on a connection status between said signal cable and said cable connector;
means for supplying a plurality of second video signals corresponding to said stored information provided by said microprocessor to said amplifier; and
horizontal and vertical deflection circuits, responsive to said output horizontal and vertical synchronizing signals input from said microprocessor, for supplying horizontal and vertical deflection signals to said cathode ray tube.
6. The video display apparatus of claim 5, wherein said microprocessor further comprises:
oscillator means for generating an oscillation clock frequency;
horizontal and vertical synchronizing circuits as said internal generator for generating said internal horizontal and vertical synchronizing signals using said oscillation clock frequency; and
a pair of switches for selectively switching between said internal horizontal and vertical synchronizing signals and said external horizontal and vertical synchronizing signals.
7. The video display apparatus of claim 5, wherein said predetermined frequency levels are adjustable.
8. The video display apparatus of claim 6,wherein said predetermined frequency levels are adjustable.
9. A video display apparatus, comprising:
a signal cable;
a cable connector for connecting the video display apparatus to an external system;
a microprocessor stage having key input ports, a horizontal input terminal and a vertical input terminal respectively disposed to receive an external horizontal synchronizing signal and an external vertical synchronizing signal from said external system via said signal cable, said microprocessor comprising a generator generating an internal horizontal synchronizing signal and an internal vertical synchronizing signal and selectively outputting one of said external horizontal synchronizing signal and said internal horizontal synchronizing signal and one of said external vertical synchronizing signal and said internal vertical synchronizing signal, said microprocessor stage storing self-diagnostic video information;
a horizontal and vertical deflection stage generating horizontal and vertical flyback signals in response to the horizontal and vertical synchronizing signals output by said microprocessor stage;
a video device generating an on-screen display comprising color components and a blanking signal corresponding to said self-diagnostic video information and said horizontal and vertical flyback signals for generating an on screen display video signal comprising color components and a blanking signal;
a preamplifier outputting an amplified signal corresponding to an external video signal received from said cable connector and said on screen display video signal; and
a video amplifier driving said video device to provide said on-screen display by amplifying said amplified video signal.
10. A video display apparatus, comprising:
a video device providing displays of variable video images;
a circuit driving said video device to provide said displays; and
a microprocessor based controller monitoring reception of external horizontal and vertical synchronization frequencies, generating internal horizontal and vertical synchronization frequencies and determining a state of signal connection between said video device and an external system supplying video signals and selectively applying to said circuit one of said external horizontal and vertical synchronization frequencies and said internal horizontal and vertical synchronization frequencies to control said displays as determined by said controller in dependence upon said state of connection between said video device and said external system.
11. A method of generating a self-diagnostics video display, comprising the steps of:
checking a cable connector of a video display apparatus including a cable connector, a microprocessor, on-screen display circuit and a display means to determine connection to an external system;
generating horizontal and vertical synchronizing frequencies in said microprocessor when no connection is detected between said cable connector and external system; and
outputting a self-diagnosis display signal to said display means from said on-screen display circuit responsive to an input signal supplied from said microprocessor.
12. The method of claim 11, further comprising the steps of:
detecting an input signal from a key pad; and
displaying a pre-stored self-diagnostic display on said display means in response to said input signal from said key pad.
13. The method of claim 11, further comprised of the step of monitoring said connection by detecting external horizontal and vertical synchronization frequencies from said external system.
14. The method of claim 11, further comprised of the step of monitoring said connection by detecting a logic state of a reference signal from said external system.
15. The method of claim 11, further comprised of the step of generating a key signal output in response to a second diagnosis display signal.
16. The method of claim 11, further comprised of the step of applying a message signal to said display means so as to inform user of a state of said connection.
17. A method of generating a self-diagnostics video display, comprising:
making a determination of whether a signal cable of a video device providing displays of variable video images is connected to a cable connector supplying a video signal;
generating internal horizontal and vertical synchronizing signals when said determination indicates that said signal cable is not connected to a cable connector supplying a video signal;
displaying an initial menu of a plurality of self-diagnostic functions;
soliciting an input by key-stroke manipulation via a video display on said video device; and
responding to said key-stroke by displaying on said video device a detail of self-diagnostic information corresponding to said key-stroke.
18. A method for self-diagnosis testing of a video display apparatus including a cable connector to which a signal cable of an external system is engagedly connected, a circuit controlling a video signal input via said cable connector and a display means for displaying said video signal input from said circuit, said method comprising the steps of:
generating internally generated horizontal and vertical synchronizing signals of predetermined frequencies, respectively, when there is no connection between said signal cable and cable connector; and
generating signals for at least two self-diagnostic displays representing a detail of video component colors and a display status from predetermined data stored in said apparatus.
19. The video display apparatus of claim 18, wherein said microprocessor further comprises:
oscillator means for generating an oscillation clock frequency;
horizontal and vertical synchronizing circuits as said internal generator for generating said internal horizontal and vertical synchronizing signals using said oscillation clock frequency; and
a pair of switches for selectively switching between said internal horizontal and vertical synchronizing signals and said external horizontal and vertical synchronizing signals.
20. The video display apparatus of claim 18, wherein said predetermined frequency levels are adjustable.
21. A video display apparatus, comprising:
a cable connector disposed to be functionally connected to a signal cable of an external system supplying a first video signal;
an amplifier receiving said first video signal supplied via said cable connector and a display means for displaying said signal input from said amplifier;
a microprocessor storing information for an image status being displayed, for selectively switching between internal horizontal and vertical synchronizing signals from an internal generator and external horizontal and vertical synchronizing signals from said external system to provide output horizontal and vertical synchronizing signals having predetermined frequency levels based on a connection status between said signal cable and said cable connector;
means for supplying a plurality of second video signals corresponding to said stored information provided by said microprocessor to said amplifier; and
horizontal and vertical deflection circuits, responsive to said output horizontal and vertical synchronizing signals input from said microprocessor, for supplying horizontal and vertical deflection signals to said display means.
22. The video display apparatus of claim 21, wherein said predetermined frequency levels are adjustable.
23. A method for self-diagnosis testing of a video display apparatus including a cable connector, a microprocessor, on-screen display circuit and a display screen, said method comprising the steps of:
checking said cable connector to determine connection to an external system;
generating horizontal and vertical synchronizing frequencies in case of no connection between said cable connector and external system; and
outputting a message display signal to said circuit responsive to an input signal supplied from said microprocessor.
24. The method of claim 23, wherein said horizontal and vertical synchronizing frequencies are generated by said microprocessor.
25. The method of claim 23, wherein said message display signal indicates to a user that there exists no connector between said cable connector and extend system.
26. The method of claim 25, wherein said message display signal is pre-stored in said on screen display circuits.
27. The method of claim 23, further comprising the steps of:
detecting an input signal from a key pad; and
displaying a pre-stored self-diagnostic display on a screen of said cathode ray tube in response to said input signal from said key pad.
28. A video display apparatus, comprising:
a video device providing displays of variable video images;
a circuit driving said video device to provide said displays; and
a controller monitoring reception of external horizontal and vertical timing signals, generating internal horizontal and vertical timing signals, determining a state of signal connection between said circuit and an external system supplying video signals, and selectively applying to said circuit one of said external horizontal and vertical timing signals and said internal horizontal and vertical timing signals as determined by said controller in dependence upon said state of connection between said circuit and said external system.
29. The video display apparatus of claim 28, comprising:
said controller storing information and selectively applying to said circuit video signals representing said information and data controlling horizontal position, vertical position and size of said displays.
30. A video display apparatus, comprising:
a video device providing displays of variable video images;
a circuit disposed to receive externally generated video signals, driving said video device to provide said displays; and
a controller monitoring a connection providing reception of external horizontal and vertical timing signals, generating internal horizontal and vertical timing signals, determining a state of signal connection between said circuit and an external system supplying said externally generated video signals, and selectively applying to said circuit one of said external horizontal and vertical timing signals and said internal horizontal and vertical timing signals as determined by said controller in dependence upon said state of connection between said circuit and said external system.
31. The video display apparatus of claim 30, comprised of said controller storing information and selectively applying to said circuit internal video signals representing said information and data controlling horizontal position, vertical position and size of said displays.
32. The video display apparatus of claim 30, comprised of said controller regulating said circuit to drive said video device to project displays corresponding to said internal video signals when said controller determines the absence of an operational connection between said apparatus and said external system.
33. The video display apparatus of claim 30, comprised of said controller regulating said circuit to drive said video device to project displays corresponding to said internal video signals superimposed upon video images corresponding to said external video signals.
34. The video display apparatus of claim 30, comprised of said controller regulating said circuit to drive said video device with one display selected by said controller from among said externally generated video signals and said internally generated video signals and image control data.
35. The video display apparatus of claim 30, with said circuit comprising:
a horizontal and vertical deflection stage responding to said image control data and said output horizontal and vertical timing signals by generating vertical deflection signals and horizontal deflection signals;
an on-screen display generating on-screen video component signals and on-screen blanking signals in correspondence with said image control data and said vertical deflection signals and horizontal deflection signals; and
an amplifier driving the display device in dependence upon said externally generated video signals, said on-screen video component signals, and said on-screen blanking signals.
36. The video display apparatus of claim 30, further comprised of said controller storing self-diagnostic video information and applying to said circuit video signals representing said self-diagnostic video information in dependence upon said state of connection.
37. The video display apparatus of claim 36, further comprised of said controller including key signals selecting one of self-diagnostic video information.
38. The video display apparatus of claim 30, further comprised of said controller storing information and applying to said circuit video signals representing a message indicating said state of connection in dependence upon said state of connection.
39. The video display apparatus of claim 30, further comprised of said controller monitoring said state of connection by detecting a reference signal generated from said external system.
40. The video display apparatus of claim 30, further comprised of said controller determining said state of connection by detecting said external horizontal and vertical synchronization frequency.
41. A video display apparatus, comprising:
a video device providing displays of variable video images;
a controller monitoring a connection providing reception of external horizontal and vertical timing signals, generating internal horizontal and vertical timing signals, determining a state of signal connection with an external system supplying externally generated video signals, selectively generating internal video signals and image control data, and supplying output horizontal and vertical timing signals selected from among said external horizontal and vertical timing signals and said internal horizontal and vertical timing signals as determined by said controller in dependence upon said state of connection between said circuit and said external system; and
a circuit disposed to receive said externally generated video signals from said external system, driving said video device in response to said output horizontal and vertical timing signals, while under control of said controller to provide said displays in correspondence with selections by said controller from among said externally generated video signals and said internally generated video signals and image control data.
42. The video display apparatus of claim 41, comprised of said controller regulating said circuit to drive said video device to project displays corresponding to said internal video signals when said controller determines the absence of an operational connection between said apparatus and said external system.
43. The video display apparatus of claim 41, comprised of said controller regulating said circuit to drive said video device to project displays corresponding to said internal video signals superimposed upon video images corresponding to said external video signals.
44. The video display apparatus of claim 41, comprised of said controller regulating said circuit to drive said video device with one display selected by said controller from among said externally generated video signals and said internally generated video signals and image control data.
45. The video display apparatus of claim 41, with said circuit comprising:
a horizontal and vertical deflection stage responding to said image control data and said output horizontal and vertical timing signals by generating vertical deflection signals and horizontal deflection signals;
an on-screen display generating on-screen video component signals and on-screen blanking signals in correspondence with said image control data and said vertical deflection signals and horizontal deflection signals; and
an amplifier driving the display device in dependence upon said externally generated video signals, said on-screen video component signals, and said on-screen blanking signals.
46. The video display apparatus of claim 41, comprised of said controller monitoring said connection by detecting a logic state of a synchronization ground signal supplied by said connection.
47. A video display process, comprising:
arranging an operational connection to receive externally generated video signals and externally generated horizontal and vertical timing signals;
monitoring a connection providing reception of said external horizontal and vertical timing signals;
generating internal horizontal and vertical timing signals;
making a determination of a state of said operational connection;
selectively transmitting one of said external horizontal and vertical timing signals and said internal horizontal and vertical timing signals in dependence upon said determination of said state of connection; and
driving a video device to provide visual displays of variable video images, in correspondence with said one of said external horizontal and vertical timing signals and said internal horizontal and vertical timing signals transmitted.
48. The video display process of claim 47, comprised of storing information and selectively applying to said video device signals representing said information and data controlling horizontal position, vertical position and size of said visual displays.
49. The video display process of claim 47, comprised of controlling said video device to project displays corresponding to said internal video signals when said determination indicates an absence of an operational connection providing said external horizontal and vertical timing signals.
50. The video display process of claim 47, comprised of storing second video signals representing predetermined images, and driving said video device to project displays corresponding to said second video signals superimposed upon video images corresponding to said external video signals.
51. The video display process of claim 47, comprised of storing second video signals representing predetermined images and image control data indicative of parameters of said displays, and driving said video device with one display selected from among said externally generated video signals and said second video signals and image control data.
52. The video display process of claim 47, comprising:
storing second video signals representing predetermined images and image control data indicative of parameters of said displays;
responding to said image control data and said one of said external horizontal and vertical timing signals and internal horizontal and vertical timing signals selectively transmitted, by generating vertical deflection signals and horizontal deflection signals;
generating on-screen video component signals and on-screen blanking signals in correspondence with said image control data and said vertical deflection signals and horizontal deflection signals; and
driving the display device in dependence upon said externally generated video signals, said on-screen video component signals, and said on-screen blanking signals.
53. The video display process of claim 47, comprised of monitoring said connection by detecting a logic state of a synchronizing ground signal supplied by said connection.
54. The video display apparatus of claim 47, comprised of said controller monitoring said connection by detecting a logic stage of a synchronization ground signal supplied by said connection.
55. A video display process, comprising:
arranging an operational connection to receive externally generated video signals and externally generated horizontal and vertical timing signals;
monitoring a connection providing reception of said externally generated horizontal and vertical timing signals;
generating internal horizontal and vertical timing signals;
making a determination of a state of said operational connection with an external system supplying said externally generated video signals;
selectively generating internal video signals and image control data;
transmitting output horizontal and vertical timing signals selected from among said external horizontal and vertical timing signals and said internal horizontal and vertical timing signals as in dependence upon said determination of said state of said operational connection between said circuit and said external system; and
driving said video device in response to said output horizontal and vertical timing signals, while under control to provide said displays in correspondence with selections from among said externally generated video signals and said internally generated video signals and image control data.
56. The video display process of claim 55, comprised of storing information and selectively applying to said video device signals representing said information and data controlling horizontal position, vertical position and size of said visual displays.
57. The video display process of claim 55, comprised of controlling said video device to project displays corresponding to said internal video signals when said determination indicates an absence of an operational connection providing said external horizontal and vertical timing signals.
58. The video display process of claim 55, comprised of storing second video signals representing predetermined images, and driving said video device to project displays corresponding to said second video signals superimposed upon video images corresponding to said external video signals.
59. The video display process of claim 55, comprised of storing second video signals representing predetermined images and image control data indicative of parameters of said displays, and driving said video device with one display selected from among said externally generated video signals and said second video signals and image control data.
60. The video display process of claim 55, comprising:
storing second video signals representing predetermined images and image control data indicative of parameters of said displays;
responding to said image control data and said one of said external horizontal and vertical timing signals and internal horizontal and vertical timing signals selectively transmitted, by generating vertical deflection signals and horizontal deflection signals;
generating on-screen video component signals and on-screen blanking signals in correspondence with said image control data and said vertical deflection signals and horizontal deflection signals; and
driving the display device in dependence upon said externally generated video signals, said on-screen video component signals, and said on-screen blanking signals.
61. The video display process of claim 55, comprised of monitoring said connection by detecting a logic state of a synchronization ground signal supplied by said connection.
62. A video display apparatus, comprising:
a video device providing displays of variable video images;
a controller monitoring a connection providing separate and individual reception of externally generated video signals, external horizontal and vertical timing signals and a synchronization ground signal, generating internal horizontal and vertical timing signals, determining a state of said connection, selectively generating internal video signals, and supplying output horizontal and vertical timing signals selected from among said external horizontal and vertical timing signals and said internal horizontal and vertical timing signals as determined by said controller in dependence upon said state of connection; and
a circuit disposed to receive said externally generated video signals, driving said video device in response to said output horizontal and vertical timing signals, while under control of said controller to provide said displays in correspondence with selections by said controller from among said externally generated video signals and said internally generated video signals and image control data.
63. The video display apparatus of claim 62, further comprised of said controller regulating said circuit to drive said video device to project displays corresponding to said internally generated video signals when said controller determines the absence of said connection.
64. The video display apparatus of claim 62, further comprised of said controller regulating said circuit to drive said video device to project displays representing a disconnection when said controller determines the absence of said connection.
65. The video display apparatus of claim 62, further comprised of said controller regulating said circuit to drive said video device to project displays representing self-diagnostic information when said controller determines the absence of said connection.
66. The video display apparatus of claim 62, further comprised of said controller storing information and selectively applying to said circuit video signals representing said information and data controlling horizontal position, vertical position, and size of said displays.
67. The video display apparatus of claim 62, further comprised of a key pad generating a key signal selecting one of internally generated video signals and image control data.
68. The video display apparatus of claim 62, further comprised of said controller monitoring said connection by detecting a logic state of said synchronization ground signal supplied by said connection.
69. A video display process, comprising:
arranging an operational connection to separately and individually receive externally generated video signals, externally generated horizontal and vertical timing signals, and a synchronization ground signal;
monitoring a state of said connection;
generating internal horizontal and vertical timing signals;
making a determination of a state of said operational connection;
selectively transmitting one of said external horizontal and vertical timing signals and said internal horizontal and vertical timing signals in dependence upon said determination of said state of connection; and
driving a video device to provide visual displays of variable video images, in correspondence with said one of said external horizontal and vertical timing signals and said internal horizontal and vertical timing signals transmitted.
70. The video display process of claim 69, further comprised of the step of driving said video device to project displays corresponding to said internally generated video signals in dependence upon said determination.
71. The video display process of claim 69, further comprised of the step of driving said video device to project displays representing said disconnection in dependence upon said determination.
72. The video display process of claim 69, further comprised of the step of driving said video device to project displays representing self-diagnostic information in dependence upon said determination.
73. The video display process of claim 69, further comprised of the step of storing information and selectively applying to said video device video signals representing said information and data controlling horizontal position, vertical position, and size of said displays in dependence upon said determination.
74. The video display process of claim 69, further comprised of the step of generating a key signal selecting one of said video images.
75. The video display process of claim 69, further comprised of the step of making said determination of said state of connection by detecting a logic state of said synchronization ground signal of said connection.
76. A video display apparatus, comprising:
a video display device providing displays of variable video images; and
a controller connected to said video display device, monitoring an operational connection providing reception of externally generated signals for said video images, determining a state of said connection, generating an internal video signal in dependence upon said state of said connection, applying to said video display device said internal video signal for said video image.
77. The video display apparatus of claim 76, further comprised of said internal video signal being one of a self-diagnostic image signal and a message signal indicating said state of said connection.
78. The video display apparatus of claim 77, further comprised of a key pad generating a key signal selecting one of a plurality of self-diagnostic images.
79. The video display apparatus of claim 76, further comprised of said controller storing information and selectively applying to said video display device internal video signals representing said information controlling horizontal position, vertical position, and size of said displays in dependence upon said state of said connection.
80. The video display apparatus of claim 79, further comprised of a key pad generating a key signal adjusting said information.
81. The video display apparatus of claim 76, further comprised of said controller generating internal timing signals for video image said video signal, supplying said internal timing signal signals to said video display device in dependence upon said state of said connection.
82. The video display apparatus of claim 76, further comprised of said controller monitoring said connection providing separate and individual reception of externally generated video signal, external timing signal, and a reference signal.
83. The video display apparatus of claim 82, further comprised of said controller monitoring said connection by detecting a logic state of said reference signal.
84. The video display process, comprising the steps of:
monitoring an operational connection providing reception of externally generated signals;
making a determination a state of said connection;
generating an internal video signal in dependence upon said determination of said state of said connection; and
applying said internal video signal to a video display device providing displays of video images.
85. The video display process of claim 84, further comprised of the step of applying to said video display device one of a self-diagnostic image signal and a message signal indicating said state of said connection in dependence upon said determination of said state of said connection.
86. The video display process of claim 85, further comprised of the step of generating a key signal selecting one of a plurality of self-diagnostic images.
87. The video display process of claim 84, further comprised of the step of said storing information and selectively applying to said video display device internal video signals representing said information controlling horizontal position, vertical position, and size of said displays in dependence upon said state of said connection.
88. The video display process of claim 87, further comprised of the step of generating a key signal adjusting said information.
89. The video display process of claim 84, further comprised of generating internal timing signals for a video image corresponding to said video signal, and supplying said internal timing signal signals to said video display device in dependence upon said state of said connection.
90. The video display process of claim 84, further comprised of the step of said monitoring said connection providing separate and individual reception of externally generated video signals, external timing signal, and a reference signal.
91. The video display process of claim 90, further comprised of monitoring said connection by detecting a logic state of said reference signal.
US09/401,485 1994-10-22 1999-09-22 Self-diagnosis arrangement for a video display and method of implementing the same Expired - Lifetime USRE38537E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/401,485 USRE38537E1 (en) 1994-10-22 1999-09-22 Self-diagnosis arrangement for a video display and method of implementing the same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR27039/1994 1994-10-22
KR1019940027039A KR0139302B1 (en) 1994-10-22 1994-10-22 Self diagnosis displaying apparatus and its method
US08/546,865 US5670972A (en) 1994-10-22 1995-10-23 Self-diagnosis arrangement for a video display and method of implementing the same
US09/401,485 USRE38537E1 (en) 1994-10-22 1999-09-22 Self-diagnosis arrangement for a video display and method of implementing the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US08/546,865 Reissue US5670972A (en) 1994-10-22 1995-10-23 Self-diagnosis arrangement for a video display and method of implementing the same

Publications (1)

Publication Number Publication Date
USRE38537E1 true USRE38537E1 (en) 2004-06-22

Family

ID=19395635

Family Applications (2)

Application Number Title Priority Date Filing Date
US08/546,865 Ceased US5670972A (en) 1994-10-22 1995-10-23 Self-diagnosis arrangement for a video display and method of implementing the same
US09/401,485 Expired - Lifetime USRE38537E1 (en) 1994-10-22 1999-09-22 Self-diagnosis arrangement for a video display and method of implementing the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US08/546,865 Ceased US5670972A (en) 1994-10-22 1995-10-23 Self-diagnosis arrangement for a video display and method of implementing the same

Country Status (2)

Country Link
US (2) US5670972A (en)
KR (1) KR0139302B1 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030107563A1 (en) * 2001-11-07 2003-06-12 Pioneer Corporation Driving system and driving program for flat display apparatus
US20030117390A1 (en) * 2001-12-25 2003-06-26 Nec-Mitsubishi Electric Visual Systems Corporation Multi-sync display apparatus
US20040114041A1 (en) * 2002-09-10 2004-06-17 Doyle Paul David Color reference system for display monitor
US20040196271A1 (en) * 2001-03-19 2004-10-07 Fujitsu Limited, Method for controlling video signal circuit, display device and computer
EP1739545A2 (en) 2005-06-29 2007-01-03 Samsung Electronics Co., Ltd. Detecting cable connection states
US20070035496A1 (en) * 2005-08-12 2007-02-15 Au Optronics Corp. Driving circuits
US20080303785A1 (en) * 2007-06-05 2008-12-11 Samsung Electronics Co., Ltd. Display apparatus and method for notifying user of state of external device
US20100067881A1 (en) * 2008-09-15 2010-03-18 Li-Chun Lai Audio/video signal access controlling apparatus

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6326996B1 (en) * 1995-11-06 2001-12-04 Gateway, Inc. Display device having self contained diagnostic image generation capability
KR100204225B1 (en) * 1996-01-15 1999-06-15 구자홍 A self raster circuit of monitor
KR0182922B1 (en) * 1996-03-28 1999-04-15 김광호 Synchronizing signal self diagnostic device of display system
US6201537B1 (en) * 1996-06-11 2001-03-13 Samsung Electronics Co., Ltd. Sound control circuit and method using microcomputer
KR100225038B1 (en) * 1996-07-30 1999-10-15 구자홍 Rgb signal self-testing apparatus in monitor
JP2982719B2 (en) * 1996-11-11 1999-11-29 日本電気株式会社 Image output control method of image display device and image display device
US5889500A (en) * 1997-01-31 1999-03-30 Dynacolor Inc. Single chip display system processor for CRT based display systems
KR100283572B1 (en) * 1997-02-24 2001-03-02 윤종용 How to Display DPMS on Display Device Using OSD
KR100233646B1 (en) * 1997-05-31 1999-12-01 윤종용 Method for displaying osd of monitor with aid in output unit
KR100513793B1 (en) * 1998-03-30 2005-12-08 삼성전자주식회사 Apparatus for making monitor
JPH11338448A (en) * 1998-04-27 1999-12-10 Samsung Electronics Co Ltd Outputting method and device for on-screen display image plane
US6115009A (en) * 1998-06-16 2000-09-05 Sony Corporation Of Japan Video signal counter system for automatic positioning and centering circuit
GB9923591D0 (en) 1999-10-07 1999-12-08 Koninkl Philips Electronics Nv Current source and display device using the same
US6845277B1 (en) * 1999-11-05 2005-01-18 Hewlett-Packard Development Company, L.P. Hardware monitoring process having on screen display capability
GB0023998D0 (en) * 2000-09-30 2000-11-15 Pace Micro Tech Plc On screen display
KR100421035B1 (en) * 2001-01-08 2004-03-04 삼성전자주식회사 Video pre-amplifier for extending color of on-screen display and method there-of in display device
US6545717B1 (en) * 2001-09-26 2003-04-08 Koninklijke Philips Electronics N.V. Display system having selectable automatic CRT cutoff stabilization or AKB with CRT feedback current simulation
US20030090503A1 (en) * 2001-11-13 2003-05-15 Gateway, Inc. Embedded graphical connection diagram for monitors
KR100465788B1 (en) * 2001-12-11 2005-01-13 삼성전자주식회사 Computer system and method of checking connection of network connector thereof
US7023470B2 (en) * 2002-01-22 2006-04-04 Hewlett-Packard Development Company, L.P. Self-testing video display devices and method of use thereof
US8069416B2 (en) * 2004-05-14 2011-11-29 International Business Machines Corporation Learning computer-generated screens based on user key selections
KR100789546B1 (en) * 2006-02-20 2007-12-28 엘지전자 주식회사 Method of Host Diagnostic information display in digital broadcasting receiver
KR20080008168A (en) 2006-07-19 2008-01-23 삼성전자주식회사 Electronic equipment and inspection method thereof
KR20100095740A (en) * 2009-02-23 2010-09-01 삼성전자주식회사 Display apparatus and control method therof
JP5768383B2 (en) * 2011-01-24 2015-08-26 セイコーエプソン株式会社 Image display device and image display method
JP6702602B2 (en) * 2016-08-25 2020-06-03 Ｎｅｃディスプレイソリューションズ株式会社 Self image diagnostic method, self image diagnostic program, display device, and self image diagnostic system

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4513318A (en) * 1982-09-30 1985-04-23 Allied Corporation Programmable video test pattern generator for display systems
US4766493A (en) 1986-05-06 1988-08-23 Gold Star Co., Ltd. Device for verifying operational conditions of monitor
US4894718A (en) * 1989-03-29 1990-01-16 Acer Incorporated Method and system for testing video
US5504521A (en) * 1994-06-13 1996-04-02 Display Laboratories, Inc. Method and apparatus for making corrections in a video monitor during horizontal scan
US5565897A (en) * 1994-01-14 1996-10-15 Elonex Technologies, Inc. Interactive system for calibration of display monitors
US5943028A (en) 1996-01-15 1999-08-24 Lg Electronics Inc. Self-raster circuit of a monitor

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4513318A (en) * 1982-09-30 1985-04-23 Allied Corporation Programmable video test pattern generator for display systems
US4766493A (en) 1986-05-06 1988-08-23 Gold Star Co., Ltd. Device for verifying operational conditions of monitor
US4894718A (en) * 1989-03-29 1990-01-16 Acer Incorporated Method and system for testing video
US5565897A (en) * 1994-01-14 1996-10-15 Elonex Technologies, Inc. Interactive system for calibration of display monitors
US5504521A (en) * 1994-06-13 1996-04-02 Display Laboratories, Inc. Method and apparatus for making corrections in a video monitor during horizontal scan
US5825414A (en) * 1994-06-13 1998-10-20 Display Laboratories, Inc. Method and apparatus for making corrections in a video monitor during horizontal scan
US5943028A (en) 1996-01-15 1999-08-24 Lg Electronics Inc. Self-raster circuit of a monitor

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
The Illustrated Dictionary of Electronics, fifth Edition, Rufus P. Turner and Stan Gibilisco, TAB Professional and Reference Books, pp. 309, 503, and 629.

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040196271A1 (en) * 2001-03-19 2004-10-07 Fujitsu Limited, Method for controlling video signal circuit, display device and computer
US20030107563A1 (en) * 2001-11-07 2003-06-12 Pioneer Corporation Driving system and driving program for flat display apparatus
US20030117390A1 (en) * 2001-12-25 2003-06-26 Nec-Mitsubishi Electric Visual Systems Corporation Multi-sync display apparatus
US6876358B2 (en) * 2001-12-25 2005-04-05 Nec-Mitsubishi Electric Visual Systems Corporation Multi-sync display apparatus
US20040114041A1 (en) * 2002-09-10 2004-06-17 Doyle Paul David Color reference system for display monitor
US6933967B2 (en) * 2002-09-10 2005-08-23 Sony Corporation Color reference system for display monitor
EP1739545A3 (en) * 2005-06-29 2009-05-13 Samsung Electronics Co., Ltd. Detecting cable connection states
EP1739545A2 (en) 2005-06-29 2007-01-03 Samsung Electronics Co., Ltd. Detecting cable connection states
US20070004270A1 (en) * 2005-06-29 2007-01-04 Young-Chan Kim Display apparatus to detect a connecting state of a cable
US7856515B2 (en) 2005-06-29 2010-12-21 Samsung Electronics Co., Ltd Display apparatus to detect a connecting state of a cable
CN1896755B (en) * 2005-06-29 2010-12-01 三星电子株式会社 Display apparatus for detecting cable connection state
US20070035496A1 (en) * 2005-08-12 2007-02-15 Au Optronics Corp. Driving circuits
EP2006833A1 (en) 2007-06-05 2008-12-24 Samsung Electronics Co., Ltd. Display apparatus and method for notifying user of state of external device
US20080303785A1 (en) * 2007-06-05 2008-12-11 Samsung Electronics Co., Ltd. Display apparatus and method for notifying user of state of external device
US8907937B2 (en) 2007-06-05 2014-12-09 Samsung Electronics Co., Ltd. Display apparatus and method for notifying user of state of external device
US20100067881A1 (en) * 2008-09-15 2010-03-18 Li-Chun Lai Audio/video signal access controlling apparatus

Also Published As

Publication number Publication date
KR0139302B1 (en) 1998-05-15
US5670972A (en) 1997-09-23

Similar Documents

Publication Publication Date Title
USRE38537E1 (en) Self-diagnosis arrangement for a video display and method of implementing the same
KR910005140B1 (en) Digital display system
US5111190A (en) Plasma display control system
EP0832478B1 (en) Display apparatus with selectable communication protocol
US20020163527A1 (en) Method for adjusting brightness, contrast and color in a displaying apparatus
US5956022A (en) Interactive monitor trouble-shooting device
US6061048A (en) Technique for automatically controlling the centering of monitor screen
US6348916B1 (en) Apparatus for implementing stereoscopic images in computer system
US6710781B1 (en) Image display apparatus having different display mode and method thereof
US6326996B1 (en) Display device having self contained diagnostic image generation capability
KR100317291B1 (en) Digital monitor Tester
US6130659A (en) Signal management apparatus for use in display monitor of a multimedia computer system and method using on screen display
US6859200B2 (en) Display apparatus and control method
KR100612586B1 (en) Apparatus For Testing Squint in Head Mounted Display
JPH1055158A (en) Synchronizing signal self-diagnostic device and method
US5805151A (en) Raster contoller
JPH10301522A (en) Automatic bnc/d-sub selection circuit and method
KR0134211Y1 (en) The self diagnosis circuit of a monitor
KR19990057589A (en) How to adjust the setting status of the display device
KR200156516Y1 (en) Circuit for controlling contrast of osd in a monitor
KR970009449B1 (en) Method for selecting mode of a monitor
KR200197411Y1 (en) Osd control circuit for monitor
JPH11150736A (en) Monitor device
JP3246187B2 (en) Display device
KR19990043423A (en) How to Display Self-Diagnosis Results in Monitors

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12