USRE36777E - Integration of high performance submicron CMOS and dual-poly non-volatile memory devices using a third polysilicon layer - Google Patents
Integration of high performance submicron CMOS and dual-poly non-volatile memory devices using a third polysilicon layer Download PDFInfo
- Publication number
- USRE36777E USRE36777E US09/167,919 US16791998A USRE36777E US RE36777 E USRE36777 E US RE36777E US 16791998 A US16791998 A US 16791998A US RE36777 E USRE36777 E US RE36777E
- Authority
- US
- United States
- Prior art keywords
- iaddend
- iadd
- transistor
- forming
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
Definitions
- the present invention pertains to semiconductor devices. Specifically, the present invention pertains to the integration of submicron CMOS devices with non-volatile memory devices.
- EPROMs Erasable programmable read only memories
- EEPROMs electrically erasable programmable read only memories
- floating gate devices of the art.
- these double layer polysilicon non-volatile memory devices are programmed and accessed using a separate device which is electrically coupled to the memory device.
- programming and accessing has been accomplished using a transistor formed during the formation of the memory device. That is, the formation of the transistor was incorporated into the manufacturing process flow of the memory device. Specifically, as the second layer of polysilicon was deposited to form the memory cell, the polysilicon was also deposited onto a separate region of the substrate. A transistor was then formed in that separate region having the second layer of polysilicon as one of the gates of the device. Incorporating the formation of the transistor into the manufacturing process flow was considered to be advantageous in that it simplified the manufacturing processes required in the formation of the devices.
- Floating gate devices such as EPROMs and EEPROMs, require significant oxidation after the deposition of each of the polysilicon layers forming these devices. Multiple poly re-oxidations are necessary to achieve adequate charge retention characteristics.
- submicron CMOS devices experience significant transconductance and reliability degradation when exposed to excessive poly re-oxidation. As a result, performance of submicron CMOS devices exposed to dual-poly formation processes is prohibitively reduced. Specifically, as submicron polysilicon gates are exposed to repeated oxidation, the edges of the gates tend to lift from the substrate due to oxidation of the gate edges. This decouples the gate from the channel region. As a result, gain degradation and hot electron reliability problems occur. Additionally, the re-oxidation thermal cycle causes dopant diffusion of the channel's voltage adjust implant.
- dual-poly non-volatile memory devices is often incompatible with the use of high performance submicron CMOS devices.
- EPROMs and EEPROMs frequently require relatively high programming voltages of 12-18 volts. Such voltages are incompatible with thin gate oxides and lower diode breakdowns found in submicron CMOS devices.
- Submicron CMOS devices typically have thin gate oxide thicknesses of less than 200 angstroms. A gate oxide of less than 200 angstroms, however, has an intrinsic breakdown of approximately 15 volts. Therefore, the programming voltages utilized in dual-poly non-volatile memory elements essentially destroy high performance submicron CMOS devices.
- This object has been achieved by depositing a third layer of polysilicon associated with a non-volatile memory device as one of the gates of a high performance submicron CMOS device. This is done in a manner which decouples the processing for the high performance CMOS device from the processing for the non-volatile memory device allowing for separate optimization of the two device types.
- a thin gate oxide is formed over the active area, and a threshold voltage adjust implant is performed.
- a third layer of polysilicon is then deposited over the non-volatile memory device and the surface of the semiconductor substrate.
- the third layer of polysilicon is doped and selectively removed from the surface of the semiconductor substrate such that the doped layer of polysilicon is removed from everywhere on the substrate except for the active region where the submicron device gates are to be formed.
- a high performance submicron CMOS device having a source, drain and gate, is then formed using the portion of the doped polysilicon layer remaining in the active region as a gate.
- Metallized contacts are made to the submicron CMOS device, and the device is covered with a protective coating.
- the devices are formed at separate times, separate optimization of dual-poly non-volatile memory devices and high performance submicron CMOS devices is possible. Additionally, the present invention allows the submicron CMOS device to be decoupled from the source and drain diffusion cycles required to achieve higher junction breakthrough voltages in non-volatile memory devices. Furthermore, the separate optimization can be achieved without compromising the characteristics or reliability of either of the devices.
- FIGS. 1A-E are side sectional views of the steps used in the integration of the high performance submicron CMOS device and the dual-poly non-volatile memory device in accord with the present invention.
- FIG. 2 is a circuit diagram of the integrated high performance submicron CMOS device and the dual-poly non-volatile memory device in accord with the present invention.
- FIG. 1A a cross-sectional view of the starting step in the formation of the present invention is shown.
- a p-doped silicon substrate 20 containing a p-doped well 22 and having an EPROM 24 formed thereon is shown.
- the semiconductor substrate 20 is formed of silicon in the preferred embodiment, any other suitable semiconductor material may be used. Additionally, the substrate 20 may also have a different conductivity type if desired. Further, although an EPROM 24 is used in the preferred embodiment, an EEPROM is also compatible with the methods of the present invention.
- the EPROM 24 is formed of two stacked and aligned layers of polysilicon, 26 and 28, formed over a high voltage source 30 and drain 32, and separated from the substrate 24 by a thick gate oxide layer 33.
- the two layers of polysilicon, 26 and 28, are separated by an insulating dielectric layer 34, and are subjected to re-oxidation.
- a layer of thermal oxide 36 is formed over the EPROM 24 and the silicon substrate 20.
- the thermal oxide 36 is formed to a depth of approximately 200 angstroms.
- the thermal oxide layer 36 is then removed from a region 38 of the silicon substrate 20 above the p-doped well 22. In so doing, the thermal oxide 36 is cleared from the active region 38 of the silicon substrate 20 where the thin gate oxide layer of the high performance submicron CMOS transistor is to be formed. In the preferred embodiment, the thermal oxide 36 is removed using a wet HF etch, however, any of the numerous etching techniques well known in the art are suitable.
- a thin gate oxide layer 40 is formed in the active region 38 of the silicon substrate 20.
- the gate oxide 40 is typically formed to a thickness of approximately 100 to 150 angstroms.
- additional re-oxidation also occurs in the two polysilicon layers, 26 and 28, of the EPROM 24.
- the polysilicon layers, 26 and 28, are oxidized to a final thickness of about 500 angstroms.
- an enhancement implant 42 is made into the p-doped region 22 of the silicon substrate 20.
- Enhancement implant 42 is a light dose implant of BF 2 , or any other well known dopant, which is used to adjust the threshold voltage of the high performance submicron CMOS transistor.
- a third layer of polysilicon 44 is deposited over the surface of the silicon substrate. As a result, both the thin gate oxide 40 and the EPROM 24 are covered by the layer of polysilicon 44.
- the polysilicon 44 is typically deposited to a thickness of about 2000 to 5000 angstroms.
- the third layer of polysilicon 44 is then doped with an n-type dopant such as phosphorous, producing an n + type conductivity in the third polysilicon layer 44.
- the third doped layer of polysilicon 44 is then removed from everywhere on the silicon substrate 20 except for the area above the thin gate oxide 40. In so doing, a gate region 46 for the high performance submicron CMOS transistor is formed.
- the submicron CMOS device is effectively decoupled from the EPROM device 24, allowing for separate optimization of the two devices. As a result, the transistor is not adversely affected by the high programming voltages, 12-20 volts, necessary for the EPROM 24.
- An additional etch step is then performed in order to remove any residual polysilicon that may have been deposited onto the sidewalls of the first two polysilicon layers, 26 and 28, during the deposition of the submicron third polysilicon layer 44.
- the formation of the submicron CMOS transistor is completed by implanting a low voltage source 48 and drain 50, and forming metallized contacts, not shown, to low voltage source 48 and drain 50, and gate 46. The device is then covered with a protective coating.
- an N-channel type high performance submicron CMOS transistor is formed.
- the methods of the present invention would also apply to the formation of a P-channel type high performance submicron transistor, by forming the transistor in an n-doped well containing a p-doped source and drain region.
- EPROM 24 and high performance sub-micron CMOS transistor 60 used to access EPROM 24, are coupled in series between column line 62 and ground line 64.
- the drain terminal of submicron CMOS transistor 60 is connected to column line 62 through metal contact 66.
- the gate of transistor 60 is coupled to access line 68.
- the gate of EPROM 24 is coupled to a read line 70.
- high speed submicron CMOS transistor 60 may be used to access EPROM 24.
- the third polysilicon layer 44 allows the high performance submicron CMOS transistor to be formed without having to be subjected to the significant re-oxidations required in the formation of the EPROM 24.
- the EPROM can be accessed and read at higher speeds than were possible with the standard transistors of the prior art. Additionally, the third layer of polysilicon 44 decouples the submicron CMOS transistor and the EPROM 24 such that they may be separately optimized. As a result, both of the devices can be utilized without compromising the characteristics or reliability of the other.
- the two devices can be manufactured in the same process flow, thereby reducing the manufacturing cost of the system, by eliminating manufacturing steps, while simultaneously improving the yield and reliability of the manufacturing processes.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
Claims (13)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/167,919 USRE36777E (en) | 1993-02-19 | 1998-10-07 | Integration of high performance submicron CMOS and dual-poly non-volatile memory devices using a third polysilicon layer |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/020,291 US5340764A (en) | 1993-02-19 | 1993-02-19 | Integration of high performance submicron CMOS and dual-poly non-volatile memory devices using a third polysilicon layer |
US09/167,919 USRE36777E (en) | 1993-02-19 | 1998-10-07 | Integration of high performance submicron CMOS and dual-poly non-volatile memory devices using a third polysilicon layer |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/020,291 Reissue US5340764A (en) | 1993-02-19 | 1993-02-19 | Integration of high performance submicron CMOS and dual-poly non-volatile memory devices using a third polysilicon layer |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE36777E true USRE36777E (en) | 2000-07-11 |
Family
ID=21797787
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/020,291 Ceased US5340764A (en) | 1993-02-19 | 1993-02-19 | Integration of high performance submicron CMOS and dual-poly non-volatile memory devices using a third polysilicon layer |
US09/167,919 Expired - Lifetime USRE36777E (en) | 1993-02-19 | 1998-10-07 | Integration of high performance submicron CMOS and dual-poly non-volatile memory devices using a third polysilicon layer |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/020,291 Ceased US5340764A (en) | 1993-02-19 | 1993-02-19 | Integration of high performance submicron CMOS and dual-poly non-volatile memory devices using a third polysilicon layer |
Country Status (6)
Country | Link |
---|---|
US (2) | US5340764A (en) |
EP (1) | EP0637402B1 (en) |
JP (1) | JP3563403B2 (en) |
KR (1) | KR100284107B1 (en) |
DE (1) | DE69425797T2 (en) |
WO (1) | WO1994019823A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6762095B1 (en) * | 2003-02-19 | 2004-07-13 | Winbond Electronics Corp. | Method of fabricating flash memory |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69528971D1 (en) * | 1995-06-30 | 2003-01-09 | St Microelectronics Srl | Method of manufacturing a circuit containing non-volatile memory cells and edge transistors of at least two different types, and corresponding IC |
DE19614010C2 (en) * | 1996-04-09 | 2002-09-19 | Infineon Technologies Ag | Semiconductor component with adjustable current amplification based on a tunnel current controlled avalanche breakdown and method for its production |
US5937310A (en) * | 1996-04-29 | 1999-08-10 | Advanced Micro Devices, Inc. | Reduced bird's beak field oxidation process using nitrogen implanted into active region |
US5882993A (en) * | 1996-08-19 | 1999-03-16 | Advanced Micro Devices, Inc. | Integrated circuit with differing gate oxide thickness and process for making same |
US6033943A (en) * | 1996-08-23 | 2000-03-07 | Advanced Micro Devices, Inc. | Dual gate oxide thickness integrated circuit and process for making same |
JPH10247725A (en) * | 1997-03-05 | 1998-09-14 | Mitsubishi Electric Corp | Semiconductor device and its manufacturing method |
US5872376A (en) * | 1997-03-06 | 1999-02-16 | Advanced Micro Devices, Inc. | Oxide formation technique using thin film silicon deposition |
US5962914A (en) * | 1998-01-14 | 1999-10-05 | Advanced Micro Devices, Inc. | Reduced bird's beak field oxidation process using nitrogen implanted into active region |
KR100258881B1 (en) * | 1998-02-27 | 2000-06-15 | 김영환 | Method for manufacturing semiconductor device |
US6531364B1 (en) | 1998-08-05 | 2003-03-11 | Advanced Micro Devices, Inc. | Advanced fabrication technique to form ultra thin gate dielectric using a sacrificial polysilicon seed layer |
TW449919B (en) | 1998-12-18 | 2001-08-11 | Koninkl Philips Electronics Nv | A method of manufacturing a semiconductor device |
DE69942862D1 (en) * | 1999-12-06 | 2010-11-25 | St Microelectronics Srl | Non-volatile floating gate storage cell manufacturing process and control circuit |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58184768A (en) * | 1982-04-23 | 1983-10-28 | Oki Electric Ind Co Ltd | Manufacture of semiconductor device |
JPS62150781A (en) * | 1985-12-25 | 1987-07-04 | Hitachi Ltd | Manufacture of semiconductor integrated circuit device |
EP0435534A2 (en) * | 1989-12-14 | 1991-07-03 | STMicroelectronics S.r.l. | Method of manufacturing integrated circuit and integrated circuit made thereby |
JPH04348072A (en) * | 1990-07-13 | 1992-12-03 | Hitachi Ltd | Manufacture of nonvolatile semiconductor memory device |
US5175120A (en) * | 1991-10-11 | 1992-12-29 | Micron Technology, Inc. | Method of processing a semiconductor wafer to form an array of nonvolatile memory devices employing floating gate transistors and peripheral area having CMOS transistors |
US5188976A (en) * | 1990-07-13 | 1993-02-23 | Hitachi, Ltd. | Manufacturing method of non-volatile semiconductor memory device |
US5194924A (en) * | 1984-05-23 | 1993-03-16 | Hitachi, Ltd. | Semiconductor device of an LDD structure having a floating gate |
-
1993
- 1993-02-19 US US08/020,291 patent/US5340764A/en not_active Ceased
-
1994
- 1994-01-26 JP JP51897994A patent/JP3563403B2/en not_active Expired - Fee Related
- 1994-01-26 WO PCT/US1994/000890 patent/WO1994019823A1/en active IP Right Grant
- 1994-01-26 EP EP94910657A patent/EP0637402B1/en not_active Expired - Lifetime
- 1994-01-26 KR KR1019940703676A patent/KR100284107B1/en not_active IP Right Cessation
- 1994-01-26 DE DE69425797T patent/DE69425797T2/en not_active Expired - Lifetime
-
1998
- 1998-10-07 US US09/167,919 patent/USRE36777E/en not_active Expired - Lifetime
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58184768A (en) * | 1982-04-23 | 1983-10-28 | Oki Electric Ind Co Ltd | Manufacture of semiconductor device |
US5194924A (en) * | 1984-05-23 | 1993-03-16 | Hitachi, Ltd. | Semiconductor device of an LDD structure having a floating gate |
JPS62150781A (en) * | 1985-12-25 | 1987-07-04 | Hitachi Ltd | Manufacture of semiconductor integrated circuit device |
EP0435534A2 (en) * | 1989-12-14 | 1991-07-03 | STMicroelectronics S.r.l. | Method of manufacturing integrated circuit and integrated circuit made thereby |
JPH04348072A (en) * | 1990-07-13 | 1992-12-03 | Hitachi Ltd | Manufacture of nonvolatile semiconductor memory device |
US5188976A (en) * | 1990-07-13 | 1993-02-23 | Hitachi, Ltd. | Manufacturing method of non-volatile semiconductor memory device |
US5175120A (en) * | 1991-10-11 | 1992-12-29 | Micron Technology, Inc. | Method of processing a semiconductor wafer to form an array of nonvolatile memory devices employing floating gate transistors and peripheral area having CMOS transistors |
Non-Patent Citations (2)
Title |
---|
F. Masuoka et al., "A 256-kbit Flash E2 PROM Using Triple-Polysilicon Technology", IEEE Journal of Solid-State Circuits, vol. SC-22, No. 4, Aug. 1987, pp. 548-552. |
F. Masuoka et al., A 256 kbit Flash E 2 PROM Using Triple Polysilicon Technology , IEEE Journal of Solid State Circuits, vol. SC 22, No. 4, Aug. 1987, pp. 548 552. * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6762095B1 (en) * | 2003-02-19 | 2004-07-13 | Winbond Electronics Corp. | Method of fabricating flash memory |
Also Published As
Publication number | Publication date |
---|---|
KR100284107B1 (en) | 2001-04-02 |
EP0637402A1 (en) | 1995-02-08 |
DE69425797D1 (en) | 2000-10-12 |
JPH07506226A (en) | 1995-07-06 |
US5340764A (en) | 1994-08-23 |
JP3563403B2 (en) | 2004-09-08 |
EP0637402A4 (en) | 1995-07-19 |
KR950701141A (en) | 1995-02-20 |
DE69425797T2 (en) | 2001-04-05 |
WO1994019823A1 (en) | 1994-09-01 |
EP0637402B1 (en) | 2000-09-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0740854B1 (en) | A self-aligned dual-bit split gate (dsg) flash eeprom cell | |
US4701776A (en) | MOS floating gate memory cell and process for fabricating same | |
EP0550404B1 (en) | A method of making a capacitive coupling device, especially in an EEPROM | |
US5278439A (en) | Self-aligned dual-bit split gate (DSG) flash EEPROM cell | |
US4833514A (en) | Planar FAMOS transistor with sealed floating gate and DCS+N2 O oxide | |
KR940006094B1 (en) | Nonvolatile semiconductor memory device and fabricating method thereof | |
US5364806A (en) | Method of making a self-aligned dual-bit split gate (DSG) flash EEPROM cell | |
US4597060A (en) | EPROM array and method for fabricating | |
US5786614A (en) | Separated floating gate for EEPROM application | |
US4397077A (en) | Method of fabricating self-aligned MOS devices and independently formed gate dielectrics and insulating layers | |
US5466622A (en) | Process for fabricating integrated devices including nonvolatile memories and transistors with tunnel oxide protection | |
US6159795A (en) | Low voltage junction and high voltage junction optimization for flash memory | |
JPH05259475A (en) | Manufacture of electrically programmable read only memory including memory cell array on silicon substrate | |
US5149665A (en) | Conductive source line for high density programmable read-only memory applications | |
USRE36777E (en) | Integration of high performance submicron CMOS and dual-poly non-volatile memory devices using a third polysilicon layer | |
US20020096703A1 (en) | Vertically integrated flash eeprom for greater density and lower cost | |
US20040197994A1 (en) | [flash memory device structure and manufacturing method thereof] | |
US6194269B1 (en) | Method to improve cell performance in split gate flash EEPROM | |
EP0160003A1 (en) | Mos floating gate memory cell and process for fabricating same. | |
US4713142A (en) | Method for fabricating EPROM array | |
US6300662B1 (en) | Electronic programmable read-only-memory including a charge storage capacitor coupled to the gate electrode | |
US20030201502A1 (en) | Method to fabricate self-aligned source and drain in split gate flash | |
US20030205747A1 (en) | Self-aligned source pocket for flash memory cells | |
US5565371A (en) | Method of making EPROM with separate erasing and programming regions | |
US6300194B1 (en) | Method for manufacturing semiconductor integrated electronic memory devices having a virtual ground cells matrix |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ATMEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:010231/0283 Effective date: 19990913 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC. AS ADMINISTRATIVE AGENT, NEW YORK Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:031912/0173 Effective date: 20131206 Owner name: MORGAN STANLEY SENIOR FUNDING, INC. AS ADMINISTRAT Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:031912/0173 Effective date: 20131206 |
|
AS | Assignment |
Owner name: ATMEL CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT COLLATERAL;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:038376/0001 Effective date: 20160404 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:041715/0747 Effective date: 20170208 Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT Free format text: SECURITY INTEREST;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:041715/0747 Effective date: 20170208 |
|
AS | Assignment |
Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059262/0105 Effective date: 20220218 |