USRE35109E - Semiconductor device and method for fabricating the same - Google Patents

Semiconductor device and method for fabricating the same Download PDF

Info

Publication number
USRE35109E
USRE35109E US08/001,613 US161393A USRE35109E US RE35109 E USRE35109 E US RE35109E US 161393 A US161393 A US 161393A US RE35109 E USRE35109 E US RE35109E
Authority
US
United States
Prior art keywords
semiconductor chip
leads
plastic body
stage
lead end
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/001,613
Inventor
Akihiro Kubota
Rikio Sugiura
Tsuyoshi Aoki
Michio Ono
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to US08/001,613 priority Critical patent/USRE35109E/en
Application granted granted Critical
Publication of USRE35109E publication Critical patent/USRE35109E/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49537—Plurality of lead frames mounted in one device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135—Double encapsulation or coating and encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49589—Capacitor integral with or on the leadframe
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/4501—Shape
    • H01L2224/45012—Cross-sectional shape
    • H01L2224/45014—Ribbon connectors, e.g. rectangular cross-section
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/916—Narrow band gap semiconductor material, <<1ev

Definitions

  • the present invention relates to a semiconductor device and more specifically to a plastic molded semiconductor device and a method for fabricating the same.
  • a plastic molded semiconductor device for example, a plastic molded integrated circuit
  • a plastic molded integrated circuit is known and is fabricated by assembling and interconnecting a semiconductor chip on a substrate or lead frame and molding the entire structure in plastic, with the exception of the leads, to form the body of the component.
  • a single lead frame made from a metal ribbon and comprising a stage and leads is used, with the result that the leads do not overlap the stage on which the semiconductor chip is mounted.
  • the size of a semiconductor device should be a predetermined size, a row space size, or, preferably, as small as possible so that it can be packed more densely.
  • leads must be embedded in plastic in more than a fixed length in order to obtain a required pull out resistance, which limits the maximum size of a stage on which a semiconductor chip is mounted and, therefore, limits the maximum size of a semiconductor chip mounted on the stage if the size of a semiconductor device is predetermined.
  • An object of the present invention is to provide a plastic molded semiconductor device in which a larger semiconductor chip can be mounted and to form a layout of leads which is less restricted than that of the prior art case.
  • Another object of the present invention is to provide a method for fabricating such a semiconductor device.
  • a semiconductor device having a molded plastic body, the semiconductor device comprising: the molded plastic body; a stage in the molded plastic body; a semiconductor chip having electrodes and being mounted on the stage in the molded plastic body; and a plurality of leads each consisting of an inner lead portion embedded in the molded plastic body and an outer lead portion extending outside of the molded plastic body, at least one of the leads overlapping the stage, and the leads and the electrodes of the semiconductor chip being interconnected.
  • the leads preferably overlap not only the stage but also the semiconductor chip so as to crate a larger area for the inner leads.
  • an insulating layer preferably a polyimide or silicone film, may be inserted between the leads and the semiconductor chip except for the electrodes of the semiconductor chip.
  • the insertion of an insulating layer is preferable not only for electrically insulating the semiconductor chip from the wires or leads but also for preventing damages resulted from the direct contact of the inner leads to the surface of the semiconductor chip during the wire bonding process.
  • the present invention also provides a method for fabricating a semiconductor device, including the steps of: mounting a semiconductor chip having electrodes onto a stage; fixing the stage to a lead frame having a plurality of leads each consisting of an inner lead portion and an outer lead portion in such a manner that at least one of the leads overlaps the stage; interconnecting the electrodes of the semiconductor chip and the inner lead portions of the leads; molding the structure of the stage, the semiconductor chip, and the inner lead portions of the leads in plastic; and separating the thus-molded structure from the rest of the lead frame.
  • the stage may be fixed to the lead frame by welding, such as spot welding or heat pressure welding, or bonding, e.g., with an adhesive, caulking, or the like.
  • a stage alone, a tab comprising a stage and arms, or another lead frame comprising a stage may be used.
  • FIG. 1 is a sectional view of a prior art semiconductor device.
  • FIG. 2 is a plan view of a prior art assembly of a semiconductor device just before molding is effected.
  • FIG. 3 is a sectional view of a semiconductor device according to the present invention.
  • FIG. 4a is a plan view of a lead frame used in combination with a tab
  • FIGS. 4b and 4c are a plan view and a sectional view, respectively, of a tab.
  • FIG. 5 is a plan view of an assembly before molding.
  • FIG. 6a is a plan view of a capacitor stage
  • FIG. 6b is a plan view of a lead frame used in combination with the capacitor stage of FIG. 6a
  • FIG. 6c is a partial sectional view of the assembly of the capacitor stage, a chip, and the lead frame.
  • FIG. 7a and FIG. 7b are plan view and sectional view taken along the line VIIA--VIIA in FIG. 7a of a lead frame
  • FIG. 7c is also a plan view of a lead frame, the lead frame of FIG. 7a and the lead frame of FIG. 7c being used in combination.
  • FIGS. 8a and 8b are cross-sectional view of and a longitudinal sectional view of a mold including the assembly of two lead frames and a chip.
  • FIGS. 9 and 10 are sectional views of further semiconductor devices according to the present invention.
  • a semiconductor device 1 comprises a plastic body 2, a stage 3, a semiconductor chip 4, a plurality of leads 5, and wires 6.
  • the stage 3 and the leads 5 consist of a single lead frame made from a metal ribbon by stamping or etching it and, therefore, the leads 5 do not overlap the stage 3.
  • FIG. 2 illustrates an example of patterns of an assembly of a prior art lead frame and a semiconductor chip.
  • Reference numeral 7 denotes cradles, 8 dam bars, and 9 pinch bars, the cradles 7 and a part of pinch bars 9 near the cradle 7 and the dam bars 8 except for the leads 5 being removed from a finished semiconductor device.
  • FIG. 3 illustrates a semiconductor device 11 according to the present invention.
  • reference numeral 12 denotes a plastic body, 13 a stage, 14 a semiconductor chip, 15 a plurality of leads, 16 wires, and 20 electrodes of the semiconductor chip 14.
  • the leads 15 overlap the stage 13, as well as the semiconductor chip 14, so that the leads 15 have enough depth in the plastic body 12 to give them a high pull out resistance and so that a wide region above the semiconductor chip 14 can be used for extending each of the leads 15 to near a desired electrode 20 of the semiconductor chip 14 irrespective of the size of the semiconductor chip 14, i.e., even if it is a size close to the width of the plastic body 12.
  • the distance between the leads 15 and the electrodes 20 of the semiconductor chip 14 can be decreased to a minimum so that the expensive wires 16 of, e.g., gold can be shortened and the time period for wire bonding can be greatly shortened, resulting in a reduction of production costs.
  • FIG. 4a illustrates a lead frame according to the present invention.
  • a lead frame 21 is made from a metal ribbon of, e.g., 42-alloy by stamping, etching, etc. and contains several parts, each of which is used for fabricating one semiconductor device. Below, a part of a lead frame from which one semiconductor device is fabricated is described.
  • the lead frame 21 comprises cradles 17 running along the two longitudinal sides of the lead frame itself and provided with alignment holes, a plurality of leads 15 consisting of an inner lead portion 15a and an outer lead portion 15b, dam bars 18 tying the leads 15 to each other and to the cradles 17, and a receiving portion 22 near the cradles 17 for fixing a tab.
  • the lead frame 21 does not include a stage on which the semiconductor chip 14 is mounted since both the leads 15 and a stage cannot be formed from a single metal ribbon due to the overlapping thereof in a semiconductor device according to the present invention.
  • FIGS. 4b and 4c illustrate a tab 23 comprising a stage 13 and two arms 24.
  • the arms 24 are bent to differentiate the levels of the stage 13 and the ends of the arms 24.
  • a semiconductor chip 14 having electrodes 20 is bonded onto a stage 13 of a tab 23 with, e.g., silver paste.
  • An insulating film 25, e.g., a polyimide or silicone tape, 50 ⁇ m to 200 ⁇ m thick is bonded onto all of the top surface of the semiconductor chip 14 except for the electrodes 20.
  • the insulating film 25 is preferably heat resistant since it will be subjected to heat in later processes. This insulating film 25 may serve not only as an electrical insulating layer but also as a protective layer for a semiconductor chip against damages resulted from direct contacts of leads during wire bonding process.
  • the tab 23 on which the chip 14 is mounted is fixed to a lead frame 21 by welding or bonding the arms 24 of the tab 23 and the tab-receiving portions 22 of the lead frame 21.
  • the type of welding is preferably spot welding or heat pressure welding.
  • An adhesive such as polyimide may be used as a bond.
  • the electrodes 20 of the semiconductor chip 14 and the inner lead portions 15a of the leads 15 are then interconnected by means of, e.g., gold wire bonding.
  • FIG. 5 The thus-assembled and interconnected structure is illustrated in FIG. 5.
  • the ends of some inner lead portions 15a overlap the stage 13 and the semiconductor chip 14.
  • the semiconductor chip 14 has electrodes 20 arranged along two sides thereof and making a row perpendicular to the row of the leads 15, all of the ends of the inner lead portions 15a extend to near the electrodes 20 of the chip 14 since the leads 15 can occupy the region above the chip 14. This possibility of an unrestricted layout of the inner lead portions is a great advantage of the present invention.
  • the thus-assembled and interconnected structure comprising the lead frame 21, the tab 23, the chip 14, and the wires 16 is set in an transfer mold comprising on upper half and a lower half.
  • the mold has a mold space having peripheries along the dam bars 18 and near the cradles 17 so that a structure consisting of the stage 13, the chip 14, the inner lead portions 15a of the leads 15, and the wires 16 can be molded in plastic, e.g., epoxy resin.
  • plastic e.g., epoxy resin.
  • a semiconductor device having a molded plastic body 6.6 mm wide can contain a semiconductor chip 5.5 mm wide and can have a high resistance to withdrawal of the leads.
  • a prior art semiconductor device having a molded plastic body 6.6 mm wide can contain only a semiconductor chip 4 mm wide at the maximum since the depth of the inner leads and the space between the inner leads and the stage must be at least 1 mm and 0.3 mm, respectively.
  • FIGS. 6a, 6b, and 6c illustrate another embodiment of the present invention in which a stage on which a semiconductor chip is mounted is a capacitor.
  • a capacitor 40 is made of a ceramic plate 41 of, e.g., alumina provided with electrodes 42.
  • the capacitor 40 is fixed to a lead frame 43 at the point indicated by the broken lines in FIG. 6b after a semiconductor chip 14 is mounted onto the capacitor 40.
  • the lead frame 43 may have receiving portions 44 which do not overlap the inner lead portions of the leads.
  • the capacitor 40 may be directly fixed to the lead frame 43.
  • the capacitor itself is proposed as a stage for improving the characteristics of a semiconductor chip mounted on the stage.
  • An armless metal stage may be used in combination with a lead frame similar to that of FIG. 6b.
  • FIGS. 7a and 7b illustrate a further embodiment of the present invention in which two lead frames are used for fabricating a semiconductor device.
  • a stage 13 is formed as a part of a first lead frame 50 and is tied to cradles 17 with pinch bars 19.
  • a second lead frame 51 is similar to the lead frame 21 in FIG. 4a except that the tab-receiving portions are removed.
  • FIGS. 8a and 8b illustrate a cross-sectional and a longitudinal sectional view, respectively, of such a particular mold including an assembly of two lead frames and a semiconductor chip.
  • a mold 52 comprising an upper half 52a and an lower half 52b holds a single lead frame of the second lead frame 51 at the dam bars 18 thereof and has apertures for receiving the laminations of two cradles.
  • a mold space 53 contains the assembly of a stage, a chip, and inner lead portions of leads and is connected by a gate 54 to a runner 55 which is connected to a cull (not shown), from where transfer plastic material is fed into the mold space 53.
  • FIG. 9 illustrates still another embodiment of the present invention in which an insulating layer is inserted between the semiconductor chip and a part of the leads, but not on or above the entire surface of the semiconductor chip except for the electrodes.
  • insulating films 62 are inserted between the semiconductor chip 14 and the end portions of the lead 15 (15a). This insertion of the insulating film may be effected by adhering the insulating films 52 to the top surface of the semiconductor chip 14 or to the end portions of the leads 15 (15a). FIG. 9 illustrates the former case. This insulating film can also protect a semiconductor chip 14 from damages resulted from direct contacts of the end portions of leads 15 (15a) when wire bonding is effected.
  • FIG. 10 illustrates still a further embodiment of the present invention in which inner leads 15a overlap a stage 13 but not a semiconductor chip 14.
  • an insulating layer 64 is inserted between the inner leads 15a and the stage 13.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Wire Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

In a plastic molded semiconductor device in which inner leads overlap a semiconductor chip in a molded plastic body, the width of the chip may be close to the width of the plastic body without a decrease in the high resistance of the inner leads to the pull out thereof from the plastic body, and the layout of the inner leads may be unrestricted since the inner leads may occupy the region above the chip.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device and more specifically to a plastic molded semiconductor device and a method for fabricating the same.
2. Description of the Prior Art
A plastic molded semiconductor device, for example, a plastic molded integrated circuit, is known and is fabricated by assembling and interconnecting a semiconductor chip on a substrate or lead frame and molding the entire structure in plastic, with the exception of the leads, to form the body of the component. In this type of fabrication, a single lead frame made from a metal ribbon and comprising a stage and leads is used, with the result that the leads do not overlap the stage on which the semiconductor chip is mounted.
Although the size of a semiconductor chip tends to be increased, the size of a semiconductor device should be a predetermined size, a row space size, or, preferably, as small as possible so that it can be packed more densely. In a semiconductor device, however, leads must be embedded in plastic in more than a fixed length in order to obtain a required pull out resistance, which limits the maximum size of a stage on which a semiconductor chip is mounted and, therefore, limits the maximum size of a semiconductor chip mounted on the stage if the size of a semiconductor device is predetermined.
Further, recent large-scale integrated circuits tend to have electrodes arranged only on two longitudinally opposed edges of a semiconductor chip. Therefore, it is difficult to form a layout of leads adopted suitable for this arrangement of electrodes, and it is particularly difficult if the width from the outer edge of a plastic body to be molded to near the stage on which a semiconductor chip is mounted is narrow.
SUMMARY OF THE INVENTION
An object of the present invention is to provide a plastic molded semiconductor device in which a larger semiconductor chip can be mounted and to form a layout of leads which is less restricted than that of the prior art case.
Another object of the present invention is to provide a method for fabricating such a semiconductor device.
These and other objects, features, and advantages of the present invention are accomplished by providing a semiconductor device having a molded plastic body, the semiconductor device comprising: the molded plastic body; a stage in the molded plastic body; a semiconductor chip having electrodes and being mounted on the stage in the molded plastic body; and a plurality of leads each consisting of an inner lead portion embedded in the molded plastic body and an outer lead portion extending outside of the molded plastic body, at least one of the leads overlapping the stage, and the leads and the electrodes of the semiconductor chip being interconnected.
The leads preferably overlap not only the stage but also the semiconductor chip so as to crate a larger area for the inner leads. In this case, an insulating layer, preferably a polyimide or silicone film, may be inserted between the leads and the semiconductor chip except for the electrodes of the semiconductor chip. The insertion of an insulating layer is preferable not only for electrically insulating the semiconductor chip from the wires or leads but also for preventing damages resulted from the direct contact of the inner leads to the surface of the semiconductor chip during the wire bonding process.
The present invention also provides a method for fabricating a semiconductor device, including the steps of: mounting a semiconductor chip having electrodes onto a stage; fixing the stage to a lead frame having a plurality of leads each consisting of an inner lead portion and an outer lead portion in such a manner that at least one of the leads overlaps the stage; interconnecting the electrodes of the semiconductor chip and the inner lead portions of the leads; molding the structure of the stage, the semiconductor chip, and the inner lead portions of the leads in plastic; and separating the thus-molded structure from the rest of the lead frame.
The stage may be fixed to the lead frame by welding, such as spot welding or heat pressure welding, or bonding, e.g., with an adhesive, caulking, or the like.
For fixing the stage to the lead frame, a stage alone, a tab comprising a stage and arms, or another lead frame comprising a stage may be used.
BRIEF DESCRIPTION OF THE DRAWINGS
The objects, features, and advantages of the present invention are described with reference to the accompanying drawings.
FIG. 1 is a sectional view of a prior art semiconductor device.
FIG. 2 is a plan view of a prior art assembly of a semiconductor device just before molding is effected.
FIG. 3 is a sectional view of a semiconductor device according to the present invention.
FIG. 4a is a plan view of a lead frame used in combination with a tab, and FIGS. 4b and 4c are a plan view and a sectional view, respectively, of a tab.
FIG. 5 is a plan view of an assembly before molding.
FIG. 6a is a plan view of a capacitor stage, FIG. 6b is a plan view of a lead frame used in combination with the capacitor stage of FIG. 6a, and FIG. 6c is a partial sectional view of the assembly of the capacitor stage, a chip, and the lead frame.
FIG. 7a and FIG. 7b are plan view and sectional view taken along the line VIIA--VIIA in FIG. 7a of a lead frame, and FIG. 7c is also a plan view of a lead frame, the lead frame of FIG. 7a and the lead frame of FIG. 7c being used in combination.
FIGS. 8a and 8b are cross-sectional view of and a longitudinal sectional view of a mold including the assembly of two lead frames and a chip.
FIGS. 9 and 10 are sectional views of further semiconductor devices according to the present invention.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
Before describing the present invention, the prior art is described with reference to FIGS. 1 and 2. In FIG. 1, a semiconductor device 1 comprises a plastic body 2, a stage 3, a semiconductor chip 4, a plurality of leads 5, and wires 6. The stage 3 and the leads 5 consist of a single lead frame made from a metal ribbon by stamping or etching it and, therefore, the leads 5 do not overlap the stage 3. FIG. 2 illustrates an example of patterns of an assembly of a prior art lead frame and a semiconductor chip. In FIG. 2, the same parts as in FIG. 1 are denoted by the same reference numerals. Reference numeral 7 denotes cradles, 8 dam bars, and 9 pinch bars, the cradles 7 and a part of pinch bars 9 near the cradle 7 and the dam bars 8 except for the leads 5 being removed from a finished semiconductor device.
FIG. 3 illustrates a semiconductor device 11 according to the present invention. In the figure, reference numeral 12 denotes a plastic body, 13 a stage, 14 a semiconductor chip, 15 a plurality of leads, 16 wires, and 20 electrodes of the semiconductor chip 14. In this device, the leads 15 overlap the stage 13, as well as the semiconductor chip 14, so that the leads 15 have enough depth in the plastic body 12 to give them a high pull out resistance and so that a wide region above the semiconductor chip 14 can be used for extending each of the leads 15 to near a desired electrode 20 of the semiconductor chip 14 irrespective of the size of the semiconductor chip 14, i.e., even if it is a size close to the width of the plastic body 12. Further, in this construction of a semiconductor device, the distance between the leads 15 and the electrodes 20 of the semiconductor chip 14 can be decreased to a minimum so that the expensive wires 16 of, e.g., gold can be shortened and the time period for wire bonding can be greatly shortened, resulting in a reduction of production costs.
FIG. 4a illustrates a lead frame according to the present invention. A lead frame 21 is made from a metal ribbon of, e.g., 42-alloy by stamping, etching, etc. and contains several parts, each of which is used for fabricating one semiconductor device. Below, a part of a lead frame from which one semiconductor device is fabricated is described. The lead frame 21 comprises cradles 17 running along the two longitudinal sides of the lead frame itself and provided with alignment holes, a plurality of leads 15 consisting of an inner lead portion 15a and an outer lead portion 15b, dam bars 18 tying the leads 15 to each other and to the cradles 17, and a receiving portion 22 near the cradles 17 for fixing a tab. The lead frame 21 does not include a stage on which the semiconductor chip 14 is mounted since both the leads 15 and a stage cannot be formed from a single metal ribbon due to the overlapping thereof in a semiconductor device according to the present invention.
FIGS. 4b and 4c illustrate a tab 23 comprising a stage 13 and two arms 24. The arms 24 are bent to differentiate the levels of the stage 13 and the ends of the arms 24.
In the fabrication of a semiconductor device, referring to FIGS. 3 to 5, a semiconductor chip 14 having electrodes 20 is bonded onto a stage 13 of a tab 23 with, e.g., silver paste. An insulating film 25, e.g., a polyimide or silicone tape, 50 λm to 200 λm thick is bonded onto all of the top surface of the semiconductor chip 14 except for the electrodes 20. The insulating film 25 is preferably heat resistant since it will be subjected to heat in later processes. This insulating film 25 may serve not only as an electrical insulating layer but also as a protective layer for a semiconductor chip against damages resulted from direct contacts of leads during wire bonding process. Next, the tab 23 on which the chip 14 is mounted is fixed to a lead frame 21 by welding or bonding the arms 24 of the tab 23 and the tab-receiving portions 22 of the lead frame 21. The type of welding is preferably spot welding or heat pressure welding. An adhesive such as polyimide may be used as a bond. The electrodes 20 of the semiconductor chip 14 and the inner lead portions 15a of the leads 15 are then interconnected by means of, e.g., gold wire bonding.
The thus-assembled and interconnected structure is illustrated in FIG. 5. As can be seen from FIG. 5, the ends of some inner lead portions 15a overlap the stage 13 and the semiconductor chip 14. In FIG. 5, though the semiconductor chip 14 has electrodes 20 arranged along two sides thereof and making a row perpendicular to the row of the leads 15, all of the ends of the inner lead portions 15a extend to near the electrodes 20 of the chip 14 since the leads 15 can occupy the region above the chip 14. This possibility of an unrestricted layout of the inner lead portions is a great advantage of the present invention.
The thus-assembled and interconnected structure comprising the lead frame 21, the tab 23, the chip 14, and the wires 16 is set in an transfer mold comprising on upper half and a lower half. The mold has a mold space having peripheries along the dam bars 18 and near the cradles 17 so that a structure consisting of the stage 13, the chip 14, the inner lead portions 15a of the leads 15, and the wires 16 can be molded in plastic, e.g., epoxy resin. After the molding is carried out, the cradles 17 and the dam bars 18, but not the portions of the leads 15, are removed with a press so as to separate the molded plastic body and the outer lead portions 15b, corresponding to an individual plastic molded semiconductor device. Conventional processes such as metal plating, bending the outer lead, etc. may then be carried out.
In accordance with the present invention, a semiconductor device having a molded plastic body 6.6 mm wide can contain a semiconductor chip 5.5 mm wide and can have a high resistance to withdrawal of the leads. In comparison, a prior art semiconductor device having a molded plastic body 6.6 mm wide can contain only a semiconductor chip 4 mm wide at the maximum since the depth of the inner leads and the space between the inner leads and the stage must be at least 1 mm and 0.3 mm, respectively.
FIGS. 6a, 6b, and 6c illustrate another embodiment of the present invention in which a stage on which a semiconductor chip is mounted is a capacitor. For example, a capacitor 40 is made of a ceramic plate 41 of, e.g., alumina provided with electrodes 42. The capacitor 40 is fixed to a lead frame 43 at the point indicated by the broken lines in FIG. 6b after a semiconductor chip 14 is mounted onto the capacitor 40. To fix the capacitor 40 to the lead frame 43, the lead frame 43 may have receiving portions 44 which do not overlap the inner lead portions of the leads. Thus, the capacitor 40 may be directly fixed to the lead frame 43. The capacitor itself is proposed as a stage for improving the characteristics of a semiconductor chip mounted on the stage.
An armless metal stage may be used in combination with a lead frame similar to that of FIG. 6b.
FIGS. 7a and 7b illustrate a further embodiment of the present invention in which two lead frames are used for fabricating a semiconductor device. In this embodiment, a stage 13 is formed as a part of a first lead frame 50 and is tied to cradles 17 with pinch bars 19. A second lead frame 51 is similar to the lead frame 21 in FIG. 4a except that the tab-receiving portions are removed.
The assembling and interconnecting processes are similar to those in the embodiments described before except that the stage 13 is fixed to the second lead frame 51 by fixing the two lead frames 50 and 51 to each other by, preferably, welding some portions of the cradles 17. In the molding process, a particular mold adopted for receiving two lead frames is necessary. FIGS. 8a and 8b illustrate a cross-sectional and a longitudinal sectional view, respectively, of such a particular mold including an assembly of two lead frames and a semiconductor chip. As can be seen from FIGS. 8a and 8b, a mold 52 comprising an upper half 52a and an lower half 52b holds a single lead frame of the second lead frame 51 at the dam bars 18 thereof and has apertures for receiving the laminations of two cradles. A mold space 53 contains the assembly of a stage, a chip, and inner lead portions of leads and is connected by a gate 54 to a runner 55 which is connected to a cull (not shown), from where transfer plastic material is fed into the mold space 53.
FIG. 9 illustrates still another embodiment of the present invention in which an insulating layer is inserted between the semiconductor chip and a part of the leads, but not on or above the entire surface of the semiconductor chip except for the electrodes.
In a semiconductor device 61 in FIG. 9, insulating films 62 are inserted between the semiconductor chip 14 and the end portions of the lead 15 (15a). This insertion of the insulating film may be effected by adhering the insulating films 52 to the top surface of the semiconductor chip 14 or to the end portions of the leads 15 (15a). FIG. 9 illustrates the former case. This insulating film can also protect a semiconductor chip 14 from damages resulted from direct contacts of the end portions of leads 15 (15a) when wire bonding is effected.
FIG. 10 illustrates still a further embodiment of the present invention in which inner leads 15a overlap a stage 13 but not a semiconductor chip 14. In this semiconductor device 63, an insulating layer 64 is inserted between the inner leads 15a and the stage 13.

Claims (10)

We claim:
1. A semiconductor device having a molded plastic body, said semiconductor device comprising:
a semiconductor chip having a major surface and having electrodes formed on said major surface, said semiconductor chip being encapsulated in the molded plastic body;
.Iadd.a single piece metal member having .Iaddend.a thin, flat, self-supportive metal stage .Iadd.portion .Iaddend.onto which said semiconductor chip is bonded so that said major surface is opposite to and faces said metal stage .Iadd.portion and a pair of extending portions each of which is extending from opposite sides of said stage portion toward a surface of the molded plastic body.Iaddend., said stage .Iadd.portion .Iaddend.being encapsulated in said molded plastic body;
a plurality of leads, each comprising an inner lead end portion embedded in the molded plastic body and an outer lead end portion extending outside of the molded plastic body, said inner lead end portions of the leads being spaced apart from said semiconductor chips, said inner lead end portion of at least one of the leads overlapping said stage .Iadd.portion .Iaddend.and extending over said major surface of said semiconductor chip; and
interconnection wires interconnecting each of said inner lead end portions and each of said electrodes of said semiconductor chip.
2. A semiconductor device having a molded plastic body, said semiconductor device comprising:
a semiconductor chip having electrodes and being encapsulated in the molded plastic body;
.Iadd.a single piece metal member having .Iaddend.a thin, flat, self-supportive metal stage .Iadd.portion .Iaddend.onto which said semiconductor chip is bonded .Iadd.and a pair of extending portions each of which is extending from opposite sides of said stage portion toward a surface of the molded plastic body.Iaddend., said stage .Iadd.portion .Iaddend.being encapsulated in said molded plastic body;
a plurality of leads, each comprising an inner lead end portion embedded in the molded plastic body and an outer lead end portion extending outside of the molded plastic body, said inner lead end portions of the leads being spaced apart from said semiconductor chips, said inner lead end portion of at least one of the leads overlapping said stage .Iadd.portion .Iaddend.and said semiconductor chip; and
interconnection wires interconnecting each of said inner lead end portions and each of said electrodes of said semiconductor chip, wherein said electrodes are arranged along at least one side of said semiconductor chip and said inner lead end portion of at least one of said leads extends over said semiconductor chip to a position adjacent to inner sides of said electrodes relative to said semiconductor chip.
3. A semiconductor device according to claim 2, wherein an insulating film covers an entire top surface of the semiconductor chip except for the electrodes thereof.
4. A semiconductor device according to claim 2, wherein an insulating film exists in part of the space between the semiconductor chip and only the inner lead end portions of the leads.
5. A semiconductor device according to claim 4, wherein the insulating film between the semiconductor chip and the inner lead end portions of the leads is adhered to the end portion of the leads.
6. A semiconductor device according to claim 4, wherein the insulating film between the semiconductor chip and the inner lead end portions of the leads is adhered to the semiconductor chip.
7. A semiconductor device according to claim 3 or 4, wherein the insulating film is of polyimide.
8. A semiconductor device according to claim 3 or 4, wherein the insulating film is silicone.
9. A semiconductor device according to claim 2, wherein the inner lead end portions of the leads are arranged in at least one row, said electrodes of the semiconductor chip being arranged along two sides of the semiconductor chip forming rows of electrodes which run perpendicular to at least one row of leads.
10. A semiconductor device having a molded plastic body, said semiconductor device comprising:
a semiconductor chip having electrodes and being encapsulated in the molded plastic body;
.Iadd.a single piece metal member having .Iaddend.a thin, flat, self-supportive metal stage .Iadd.portion .Iaddend.onto which said semiconductor chip is bonded .Iadd.and a pair of extending portions each of which is extending from opposite sides of said stage portion toward a surface of the molded plastic body.Iaddend., said stage .Iadd.portion .Iaddend.being encapsulated in said molded plastic body;
a plurality of leads, each comprising an inner lead end portion embedded in the molded plastic body and an outer lead end portion extending outside of the molded plastic body, said inner lead end portions of the leads being spaced apart from said semiconductor chips, said inner lead end portion of at least one of the leads overlapping said stage .Iadd.portion .Iaddend.and said semiconductor chip; and
interconnection wires interconnecting each of said inner lead end portions and each of said electrodes of said semiconductor chip, wherein the stage is a capacitor made of a ceramic plate having two electrodes, each electrode being interconnected to one of the leads.
US08/001,613 1982-10-08 1993-01-07 Semiconductor device and method for fabricating the same Expired - Lifetime USRE35109E (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US08/001,613 USRE35109E (en) 1982-10-08 1993-01-07 Semiconductor device and method for fabricating the same

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP57177353A JPS5966157A (en) 1982-10-08 1982-10-08 Semiconductor device and manufacture thereof
US06/539,781 US4984059A (en) 1982-10-08 1983-10-07 Semiconductor device and a method for fabricating the same
US08/001,613 USRE35109E (en) 1982-10-08 1993-01-07 Semiconductor device and method for fabricating the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US06/539,781 Reissue US4984059A (en) 1982-10-08 1983-10-07 Semiconductor device and a method for fabricating the same

Publications (1)

Publication Number Publication Date
USRE35109E true USRE35109E (en) 1995-12-05

Family

ID=16029481

Family Applications (2)

Application Number Title Priority Date Filing Date
US06/539,781 Ceased US4984059A (en) 1982-10-08 1983-10-07 Semiconductor device and a method for fabricating the same
US08/001,613 Expired - Lifetime USRE35109E (en) 1982-10-08 1993-01-07 Semiconductor device and method for fabricating the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US06/539,781 Ceased US4984059A (en) 1982-10-08 1983-10-07 Semiconductor device and a method for fabricating the same

Country Status (7)

Country Link
US (2) US4984059A (en)
EP (1) EP0108502B1 (en)
JP (1) JPS5966157A (en)
KR (1) KR860000410B1 (en)
CA (1) CA1217876A (en)
DE (1) DE3379008D1 (en)
IE (1) IE55078B1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5874783A (en) * 1995-06-21 1999-02-23 Oki Electric Industry Co., Ltd. Semiconductor device having the inner end of connector leads displaced onto the surface of semiconductor chip
US20020180008A1 (en) * 1996-12-30 2002-12-05 Corisis David J. Leads under chip in conventional IC package
US20030006488A1 (en) * 2001-07-03 2003-01-09 Shinichi Wakabayashi Lead frame and manufacturing method of the same
US20090168388A1 (en) * 2007-12-26 2009-07-02 Infineon Technologies Ag Integrated circuit device and method of producing

Families Citing this family (84)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5966157A (en) * 1982-10-08 1984-04-14 Fujitsu Ltd Semiconductor device and manufacture thereof
JPS61230344A (en) * 1985-04-05 1986-10-14 Toray Silicone Co Ltd Resin-sealed semiconductor device
JPS6344750A (en) * 1986-08-12 1988-02-25 Shinko Electric Ind Co Ltd Manufacture of resin-sealed type semiconductor device and lead frame for semiconductor device
JPS63213347A (en) * 1987-02-27 1988-09-06 Mitsubishi Electric Corp Semiconductor device
JPH0724275B2 (en) * 1987-11-06 1995-03-15 三菱電機株式会社 Semiconductor device
JP2706077B2 (en) * 1988-02-12 1998-01-28 株式会社日立製作所 Resin-sealed semiconductor device and method of manufacturing the same
JPH0215663A (en) * 1988-07-04 1990-01-19 Tomoegawa Paper Co Ltd Double-coated adhesive tape for lead frame
JP2522524B2 (en) * 1988-08-06 1996-08-07 株式会社東芝 Method for manufacturing semiconductor device
JPH0650749B2 (en) * 1989-06-28 1994-06-29 株式会社東芝 Semiconductor device and manufacturing method thereof
US5299730A (en) * 1989-08-28 1994-04-05 Lsi Logic Corporation Method and apparatus for isolation of flux materials in flip-chip manufacturing
JPH0693469B2 (en) * 1989-11-28 1994-11-16 株式会社東芝 Resin-sealed semiconductor device
US5399903A (en) * 1990-08-15 1995-03-21 Lsi Logic Corporation Semiconductor device having an universal die size inner lead layout
US5168345A (en) * 1990-08-15 1992-12-01 Lsi Logic Corporation Semiconductor device having a universal die size inner lead layout
US5440170A (en) * 1990-09-10 1995-08-08 Fujitsu Limited Semiconductor device having a die pad with rounded edges and its manufacturing method
KR920018907A (en) * 1991-03-23 1992-10-22 김광호 Semiconductor leadframe
JP2509422B2 (en) * 1991-10-30 1996-06-19 三菱電機株式会社 Semiconductor device and manufacturing method thereof
EP0987758A3 (en) * 1991-12-27 2000-05-24 Fujitsu Limited Semiconducter device and method of producing the same
US5434750A (en) * 1992-02-07 1995-07-18 Lsi Logic Corporation Partially-molded, PCB chip carrier package for certain non-square die shapes
US5262927A (en) * 1992-02-07 1993-11-16 Lsi Logic Corporation Partially-molded, PCB chip carrier package
JP3088193B2 (en) * 1992-06-05 2000-09-18 三菱電機株式会社 Method for manufacturing semiconductor device having LOC structure and lead frame used therein
JPH06209054A (en) * 1993-01-08 1994-07-26 Mitsubishi Electric Corp Semiconductor device
USRE40061E1 (en) 1993-04-06 2008-02-12 Micron Technology, Inc. Multi-chip stacked devices
US5291061A (en) * 1993-04-06 1994-03-01 Micron Semiconductor, Inc. Multi-chip stacked devices
US5596172A (en) * 1993-05-07 1997-01-21 Motorola, Inc. Planar encapsulation process
US5438477A (en) * 1993-08-12 1995-08-01 Lsi Logic Corporation Die-attach technique for flip-chip style mounting of semiconductor dies
JPH07176677A (en) * 1993-08-31 1995-07-14 Texas Instr Inc <Ti> Design and preparation of low-cost lead frame
US5585600A (en) * 1993-09-02 1996-12-17 International Business Machines Corporation Encapsulated semiconductor chip module and method of forming the same
US5388327A (en) * 1993-09-15 1995-02-14 Lsi Logic Corporation Fabrication of a dissolvable film carrier containing conductive bump contacts for placement on a semiconductor device package
JP2866572B2 (en) * 1994-02-07 1999-03-08 三菱電機株式会社 Semiconductor manufacturing method
US5965936A (en) 1997-12-31 1999-10-12 Micron Technology, Inc. Multi-layer lead frame for a semiconductor device
WO1996015555A1 (en) * 1994-11-10 1996-05-23 Micron Technology, Inc. Multi-layer lead frame for a semiconductor device
JP3205235B2 (en) * 1995-01-19 2001-09-04 シャープ株式会社 Lead frame, resin-encapsulated semiconductor device, method of manufacturing the same, and mold for manufacturing semiconductor device used in the manufacturing method
GB2344934A (en) * 1995-10-24 2000-06-21 Altera Corp Integrated circuit package
US5770479A (en) * 1996-01-11 1998-06-23 Micron Technology, Inc. Bonding support for leads-over-chip process
US5872398A (en) * 1996-01-11 1999-02-16 Micron Technology, Inc. Reduced stress LOC assembly including cantilevered leads
US6277225B1 (en) * 1996-03-13 2001-08-21 Micron Technology, Inc. Stress reduction feature for LOC lead frame
US5733800A (en) * 1996-05-21 1998-03-31 Micron Technology, Inc. Underfill coating for LOC package
US6384333B1 (en) 1996-05-21 2002-05-07 Micron Technology, Inc. Underfill coating for LOC package
JP3870301B2 (en) * 1996-06-11 2007-01-17 ヤマハ株式会社 Semiconductor device assembly method, semiconductor device and continuous assembly system of semiconductor device
US5717246A (en) * 1996-07-29 1998-02-10 Micron Technology, Inc. Hybrid frame with lead-lock tape
US5759875A (en) * 1996-10-04 1998-06-02 Micron Technology, Inc. Reduced filler particle size encapsulant for reduction in die surface damage in LOC packages and method of use
US6072228A (en) * 1996-10-25 2000-06-06 Micron Technology, Inc. Multi-part lead frame with dissimilar materials and method of manufacturing
US5847445A (en) * 1996-11-04 1998-12-08 Micron Technology, Inc. Die assemblies using suspended bond wires, carrier substrates and dice having wire suspension structures, and methods of fabricating same
US6001672A (en) * 1997-02-25 1999-12-14 Micron Technology, Inc. Method for transfer molding encapsulation of a semiconductor die with attached heat sink
JP3398004B2 (en) * 1997-03-24 2003-04-21 ローム株式会社 Package type semiconductor device structure
US5923081A (en) * 1997-05-15 1999-07-13 Micron Technology, Inc. Compression layer on the leadframe to reduce stress defects
US5982018A (en) * 1997-05-23 1999-11-09 Micron Technology, Inc. Thin film capacitor coupons for memory modules and multi-chip modules
US6054754A (en) 1997-06-06 2000-04-25 Micron Technology, Inc. Multi-capacitance lead frame decoupling device
EP0887850A3 (en) 1997-06-23 2001-05-02 STMicroelectronics, Inc. Lead-frame forming for improved thermal performance
US6005286A (en) * 1997-10-06 1999-12-21 Micron Technology, Inc. Increasing the gap between a lead frame and a semiconductor die
US6515359B1 (en) 1998-01-20 2003-02-04 Micron Technology, Inc. Lead frame decoupling capacitor semiconductor device packages including the same and methods
US6114756A (en) * 1998-04-01 2000-09-05 Micron Technology, Inc. Interdigitated capacitor design for integrated circuit leadframes
US6297960B1 (en) 1998-06-30 2001-10-02 Micron Technology, Inc. Heat sink with alignment and retaining features
US6297548B1 (en) * 1998-06-30 2001-10-02 Micron Technology, Inc. Stackable ceramic FBGA for high thermal applications
US6124150A (en) * 1998-08-20 2000-09-26 Micron Technology, Inc. Transverse hybrid LOC package
US6117797A (en) 1998-09-03 2000-09-12 Micron Technology, Inc. Attachment method for heat sinks and devices involving removal of misplaced encapsulant
TW463346B (en) * 1999-05-04 2001-11-11 Sitron Prec Co Ltd Dual-leadframe package structure and its manufacturing method
US20030151120A1 (en) * 2000-06-28 2003-08-14 Hundt Michael J. Lead-frame forming for improved thermal performance
US7220615B2 (en) * 2001-06-11 2007-05-22 Micron Technology, Inc. Alternative method used to package multimedia card by transfer molding
US6444501B1 (en) 2001-06-12 2002-09-03 Micron Technology, Inc. Two stage transfer molding method to encapsulate MMC module
EP1451869B1 (en) * 2001-11-23 2012-07-11 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and method of enveloping an integrated circuit
US6791842B2 (en) * 2002-11-12 2004-09-14 Kingpak Technology Inc. Image sensor structure
US20040109525A1 (en) * 2002-12-09 2004-06-10 Chieng Koc Vai Chieng Aka Michael Automatic chip counting system (process)
US6921967B2 (en) * 2003-09-24 2005-07-26 Amkor Technology, Inc. Reinforced die pad support structure
US8038495B2 (en) 2006-01-20 2011-10-18 Samsung Mobile Display Co., Ltd. Organic light-emitting display device and manufacturing method of the same
KR100673765B1 (en) 2006-01-20 2007-01-24 삼성에스디아이 주식회사 Organic light-emitting display device and the preparing method of the same
KR100635514B1 (en) * 2006-01-23 2006-10-18 삼성에스디아이 주식회사 Organic electroluminescence display device and method for fabricating of the same
JP4456092B2 (en) 2006-01-24 2010-04-28 三星モバイルディスプレイ株式會社 Organic electroluminescent display device and manufacturing method thereof
JP4624309B2 (en) * 2006-01-24 2011-02-02 三星モバイルディスプレイ株式會社 Organic electroluminescent display device and manufacturing method thereof
KR100688795B1 (en) * 2006-01-25 2007-03-02 삼성에스디아이 주식회사 Organic light-emitting display device and the preparing method of the same
KR100685853B1 (en) * 2006-01-25 2007-02-22 삼성에스디아이 주식회사 Organic electroluminescence device and method for fabricating of the same
KR100671641B1 (en) * 2006-01-25 2007-01-19 삼성에스디아이 주식회사 Organic light emitting display device and fabricating method the same
US8164257B2 (en) * 2006-01-25 2012-04-24 Samsung Mobile Display Co., Ltd. Organic light emitting display and method of fabricating the same
KR100688796B1 (en) * 2006-01-25 2007-03-02 삼성에스디아이 주식회사 Organic light emitting display device and method of manufacturing the same
KR100671647B1 (en) * 2006-01-26 2007-01-19 삼성에스디아이 주식회사 Organic light emitting display device
JP4633674B2 (en) 2006-01-26 2011-02-16 三星モバイルディスプレイ株式會社 Organic electroluminescent display device and manufacturing method thereof
KR100732808B1 (en) * 2006-01-26 2007-06-27 삼성에스디아이 주식회사 Preparing method of organic light-emitting display device
KR100671639B1 (en) * 2006-01-27 2007-01-19 삼성에스디아이 주식회사 Organic light emitting display device and fabricating method of the same
KR100688790B1 (en) * 2006-01-27 2007-03-02 삼성에스디아이 주식회사 Organic light emitting display device and fabricating method of the same
KR100732817B1 (en) 2006-03-29 2007-06-27 삼성에스디아이 주식회사 Organic light-emitting display device and the preparing method of the same
SG142321A1 (en) * 2008-04-24 2009-11-26 Micron Technology Inc Pre-encapsulated cavity interposer
US8946876B2 (en) * 2011-09-29 2015-02-03 Sharp Kabushiki Kaisha Semiconductor device
US11036269B2 (en) * 2014-09-02 2021-06-15 Delta Electronics (Shanghai) Co., Ltd. Power module and manufacturing method thereof
US10447166B2 (en) 2015-08-31 2019-10-15 Delta Electronics, Inc. Power module

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5240062A (en) * 1975-09-26 1977-03-28 Hitachi Ltd Process for production of semiconductor devices
US4024570A (en) * 1974-09-17 1977-05-17 Siemens Aktiengesellschaft Simplified housing structure including a heat sink for a semiconductor unit
JPS5413776A (en) * 1977-07-01 1979-02-01 Nec Corp Semiconductor devices
GB2036428A (en) * 1978-11-20 1980-06-25 Hitachi Ltd A Semiconductor Device
JPS55113339A (en) * 1979-02-22 1980-09-01 Chiyou Lsi Gijutsu Kenkyu Kumiai Semiconductor integrated circuit device
JPS55140249A (en) * 1979-04-18 1980-11-01 Fujitsu Ltd Semiconductor device
EP0089044A2 (en) * 1982-03-16 1983-09-21 Nec Corporation A semiconductor device having a container sealed with a solder of low melting point
US4527185A (en) * 1981-01-12 1985-07-02 Avx Corporation Integrated circuit device and subassembly
US4541003A (en) * 1978-12-27 1985-09-10 Hitachi, Ltd. Semiconductor device including an alpha-particle shield
US4984059A (en) * 1982-10-08 1991-01-08 Fujitsu Limited Semiconductor device and a method for fabricating the same
JPH0548952A (en) * 1991-08-09 1993-02-26 Canon Inc Camera

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7104239A (en) * 1970-04-16 1971-10-19
US3838984A (en) * 1973-04-16 1974-10-01 Sperry Rand Corp Flexible carrier and interconnect for uncased ic chips
US3922712A (en) * 1974-05-01 1975-11-25 Gen Motors Corp Plastic power semiconductor flip chip package
JPS522282A (en) * 1975-06-24 1977-01-08 Hitachi Ltd Semiconductor device
JPS522281A (en) * 1975-06-24 1977-01-08 Hitachi Ltd Method of making semiconductor devices
US4215360A (en) * 1978-11-09 1980-07-29 General Motors Corporation Power semiconductor device assembly having a lead frame with interlock members
US4308339A (en) * 1980-02-07 1981-12-29 Westinghouse Electric Corp. Method for manufacturing tape including lead frames
GB2091035B (en) * 1981-01-12 1985-01-09 Avx Corp Integrated circuit device and sub-assembly
JPS5848952A (en) * 1981-09-18 1983-03-23 Sumitomo Electric Ind Ltd Lead frame for integrated circuit

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4024570A (en) * 1974-09-17 1977-05-17 Siemens Aktiengesellschaft Simplified housing structure including a heat sink for a semiconductor unit
JPS5240062A (en) * 1975-09-26 1977-03-28 Hitachi Ltd Process for production of semiconductor devices
JPS5413776A (en) * 1977-07-01 1979-02-01 Nec Corp Semiconductor devices
GB2036428A (en) * 1978-11-20 1980-06-25 Hitachi Ltd A Semiconductor Device
US4541003A (en) * 1978-12-27 1985-09-10 Hitachi, Ltd. Semiconductor device including an alpha-particle shield
JPS55113339A (en) * 1979-02-22 1980-09-01 Chiyou Lsi Gijutsu Kenkyu Kumiai Semiconductor integrated circuit device
JPS55140249A (en) * 1979-04-18 1980-11-01 Fujitsu Ltd Semiconductor device
US4527185A (en) * 1981-01-12 1985-07-02 Avx Corporation Integrated circuit device and subassembly
EP0089044A2 (en) * 1982-03-16 1983-09-21 Nec Corporation A semiconductor device having a container sealed with a solder of low melting point
US4984059A (en) * 1982-10-08 1991-01-08 Fujitsu Limited Semiconductor device and a method for fabricating the same
JPH0548952A (en) * 1991-08-09 1993-02-26 Canon Inc Camera

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Japanese Unexamined Patent Publication (Kokai) No. 52 127756. *
Japanese Unexamined Patent Publication (Kokai) No. 52-127756.

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5874783A (en) * 1995-06-21 1999-02-23 Oki Electric Industry Co., Ltd. Semiconductor device having the inner end of connector leads displaced onto the surface of semiconductor chip
US20020180008A1 (en) * 1996-12-30 2002-12-05 Corisis David J. Leads under chip in conventional IC package
US20030006488A1 (en) * 2001-07-03 2003-01-09 Shinichi Wakabayashi Lead frame and manufacturing method of the same
US20090168388A1 (en) * 2007-12-26 2009-07-02 Infineon Technologies Ag Integrated circuit device and method of producing
US8116102B2 (en) * 2007-12-26 2012-02-14 Infineon Technologies Ag Integrated circuit device and method of producing

Also Published As

Publication number Publication date
JPS5966157A (en) 1984-04-14
CA1217876A (en) 1987-02-10
IE832368L (en) 1984-04-08
IE55078B1 (en) 1990-05-23
JPH041503B2 (en) 1992-01-13
US4984059A (en) 1991-01-08
EP0108502A2 (en) 1984-05-16
KR860000410B1 (en) 1986-04-17
KR840006561A (en) 1984-11-30
EP0108502A3 (en) 1985-08-07
EP0108502B1 (en) 1989-01-18
DE3379008D1 (en) 1989-02-23

Similar Documents

Publication Publication Date Title
USRE35109E (en) Semiconductor device and method for fabricating the same
US5444301A (en) Semiconductor package and method for manufacturing the same
US6703696B2 (en) Semiconductor package
US4937656A (en) Semiconductor device
US6175149B1 (en) Mounting multiple semiconductor dies in a package
US5652461A (en) Semiconductor device with a convex heat sink
US5563443A (en) Packaged semiconductor device utilizing leadframe attached on a semiconductor chip
JPS62259450A (en) Assembled unit in which integrated circuit die and lead frame are mutually connected and method of mutual connection
KR20000039786A (en) Ball grid array package
JP2000294715A (en) Semiconductor device and manufacture thereof
JP2981194B2 (en) Semiconductor chip package
JPH0722454A (en) Semiconductor integrated circuit device
JP2569400B2 (en) Method for manufacturing resin-encapsulated semiconductor device
KR19990034731A (en) Lead-on chip lead frames and packages using them
JP3665609B2 (en) Semiconductor device and semiconductor device unit having a plurality of semiconductor devices mounted thereon
KR100221918B1 (en) Chip scale package
KR100575859B1 (en) ball grid array package
JPH10125845A (en) Loc lead frame and semiconductor chip package using the same
KR960003854B1 (en) Semiconductor device producing method
JP2795069B2 (en) Semiconductor device
KR200169976Y1 (en) Semiconductor package
KR100321149B1 (en) chip size package
JPH0254957A (en) Semiconductor device and manufacture thereof
KR20010004527A (en) Chip scale package
KR100268925B1 (en) Lead frame and semiconductor package with such lead frame

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12