USRE34088E - On-the-fly error correction - Google Patents
On-the-fly error correction Download PDFInfo
- Publication number
- USRE34088E USRE34088E US07/690,524 US69052491A USRE34088E US RE34088 E USRE34088 E US RE34088E US 69052491 A US69052491 A US 69052491A US RE34088 E USRE34088 E US RE34088E
- Authority
- US
- United States
- Prior art keywords
- codeword
- error
- syndrome
- divider
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
Definitions
- the invention relates to the field of error correction and more particularly to error correction for magnetic recording devices, including disk drives.
- On-the-fly error correction has not been widely incorporated into high speed magnetic recording devices, especially disk drives, for at least two reasons: unreliability caused by errors exceeding code correction and/or detection capacity, and high latency caused by the complexity of the mathematics involved in error correction, and/or the extreme complexity of the mathematics to perform on-the-fly error correction.
- the problems compound one another. Increasing the capacity of the code to handle errors simultaneously increases latency and complexity.
- Each codeword which conventionally comprised a complete sector, has to be decoded and corrected prior to reading and decoding the next codeword. Where correction takes time, the next codeword to be read and decoded could pass a disk drive's read head. This would necessitate waiting one disk revolution until that codeword was again under the read head.
- multibyte error correction is provided on-the-fly, however, the hardware to do so is extremely complex, employing hundreds if not thousands of exclusive-OR (“XOR”) gates.
- XOR exclusive-OR
- the invention provides on-the-fly error correction with a relatively simple set of hardware.
- the remainder after division by the generator polynomial is used to look up the error values and locations in a memory.
- the syndromes may be employed.
- the generator polynomial may be structured so that one syndrome directly yields the error value and the remainder indexes the error location in the memory.
- the decoder may further be structured so that the error location is found by multiplying the other syndrome by the corresponding field element and comparing the result to the error value or the first syndrome.
- Multiple error correction is provided by interleaving.
- a massive error which may cause miscorrection is preferably detected by use of conventional error detection on the result of the correction. This may take the form of an less elaborate ECC.
- FIG. 1 is a block diagram of a preferred embodiment of the present invention.
- FIG. 2 is a timing diagram of a preferred interleaved arrangement showing the correction of a six-bit error.
- FIG. 3 is a block diagram of an interleaved decoder according to the present invention.
- FIG. 4 is a block diagram of the contents of the programmed logic array of FIG. 3.
- FIG. 5 is an alternative decoder arrangement where syndrome S 0 provides the error value.
- FIG. 6 is an alternative decoder arrangement where syndrome S 0 provides the error value and syndrome S 1 in conjunction with an error locater provides the error location.
- FIG. 7 is an alternative decoder arrangement where syndrome S 0 provides the error value and both syndromes index an error location in a memory.
- FIG. 8 is an alternative decoder arrangement where both syndromes index both error values and locations in a memory.
- FIG. 9 is an alternative preferred embodiment wherein all FIFO data us funnelled through the XOR gates of the PLA.
- FIG. 10 is schematic of an alternative preferred interleaved encoder/decoder.
- FIG. 11 is a schematic of an alternative preferred interleaved encoder/decoder and correction circuitry.
- FIG. 1 is a block diagram of an on-fly error correction circuitry of a disk drive according to the present invention.
- Data is serially input and output of the error correction circuitry through I/O interface 12.
- Read and write clocks for timing data transfer are provided and a servo clock is also provided for tracking control through this interface.
- normal read/write electronics 24 for transferring actual information to and from the drive's disk 20 through transducer head 22. This same circuitry generates a read clock in response to read data.
- a servo phase locked oscillator 46 receives servo input from either transducer 22 or from a separate transducer head, not shown (a design choice), and outputs a servo clock to I/O 12 through clock control 42 and to the clock input of a parallel to serial converter 28 for timing write data input to read/write electronics 24. This much of the apparatus is conventional.
- Serial write data is input into serializer/deserializer (SERDES) 14 through multiplexer 26 under control of the write clock through multiplexer 44.
- the SERDES outputs the write data in parallel, symbol by symbol, to a latch 16, whose output is connected to FIFO buffer 18, and as well to a REED SOLOMON ECC ENCODER/DECODER 30, which divides the input symbols by a generator polynomial.
- PISO parallel to serial converter
- the remainder from division of the data symbols of the data segment by a generator polynomial is clocked out of the ENCODER/DECODER 30 to PISO 28 and appended to the data segment recorded on the disk.
- This remainder comprises in the preferred embodiment where a single error correcting code is employed two checkword symbols.
- the read/write electronics To read data from the disk, the read/write electronics first detects s sync mark denoting the beginning of a data sector. This initializes read timing and the read clock. Subsequent serial read data is coupled through multiplexer 26 to SERDES 14 under control of the read clock through clock control 42.
- the SERDES 14 converts the serial input to parallel and outputs the read data symbols through latch 16 to FIFO 18 and ENCODER/DECODER 30.
- the latter circuit divides the received codeword symbols, including the checkwords, by the generator polynomial. The remainder (and the syndromes) after this division uniquely identifies both the location and value of an error.
- the remainder (while not technically a syndrome) is latched into syndrome latches 32, whose output index a memory ROM 34 having predetermined error values and locations uniquely associated with particular remainders. (Alternatively, the syndromes may be used to look up the error values and location. This will be discussed in relation to FIGS. 7 and 8).
- the indexed error value is output to one input set of Exclusive-OR (XOR) array 38.
- the indexed error location is output to a location comparator. Thereafter, the data symbols contained in FIFO 18 are clocked, one by one, through the XOR array 38, while at the same time the location comparator is clocked (which preferably is a counter which counts from the loaded count up to its maximum count).
- the location comparator When the location comparator indicates that symbol in error is now being clocked through, it enables the XOR output, which is the corrected read data symbol, to substitute for the read symbol in error.
- the read data symbols and substituted corrected read data symbols are connected to a parallel to serial converter (PISO) 40, which converts the symbols to serial and outputs it on the read data output of I/O 12.
- PISO parallel to serial converter
- each symbol is five bits.
- the SERDES 14 output is five bits
- latch 16 is five bits
- all PISO's convert five bits to serial.
- the remainder-checkwords after both encode and decode comprise two five-bit symbols.
- ROM 34 therefore contains 1024 10-bit constants, each ten bits comprising a five bit error value and a five bit location number. These constants may be calculated, but are preferably determined by creating a codeword using the encoder or a simulated encoder, inducing all known possible errors in the codeword, dividing each of the erroneous codewords by the generator polynomial and associating the remainder with the known error value and location.
- two codewords are interleaved. This permits detection of burst errors in two adjacent symbols without providing a two-error correcting code.
- the information portion of each codeword comprises 16 symbols, for a total of 32 data symbols in the two interleaved codewords.
- Each sector begins with a sync mark which is a predetermined bit pattern.
- the sync mark of a sector itself comprises the first even data symbol. This is followed by data symbols 1-31 and checkword symbols 0-3. Each odd symbol is associated with one codeword. Each even symbol with another.
- the two codewords comprise a codeword group and are decoded simultaneously.
- Each data sector preferably contains a plurality of interleaved codeword groups, the number being a design choice. There is no boundary between codeword groups, as the present invention permits reading, decoding and correction on-the-fly.
- the latency period is determined by the time to decode one codeword group, in this embodiment, thirty-six symbols, plus gate delays of elements 32, 34, 38 and 40 of FIG. 1.
- the latency is indicated by the gap between the READ DATA line and the INTERNAL READ DATA line. Also shown in the figure are a hypothetical six-bit error in two consecutive symbols, S1 and S2, and their correction in response to separate EVEN and ODD CORRECT timing pulses from separate location decode electronics.
- FIG. 3 is a block diagram of an interleaved decoder according to the preferred embodiment.
- Data from SERDES 14 (FIG. 1) is input to latch 16 under control of a clock from clock control 42 which responds to the READ CLOCK from electronics 24 (FIG. 1).
- the input the latch comprises both interleave codewords. These are input unmodified to a programmed logic array (PAL) 56, which divides them by a generator polynomial. As well the data portions of the two codewords are separate by being input to two separate FIFO's 52, 54 under control of EVEN and ODD clocks from clock control 42.
- PAL programmed logic array
- the PAL contains two generator polynomial dividers 80 and 82 (FIG. 4) which separate the input codeword group into its components by input latches 88 and 92 alternatively enabled again by EVEN and ODD signals from the clock control.
- Each of the generator polynomial dividers has the same general construction, an input XOR gate 84 whose other input is connected to the output of XOR gate 86 and whose output is connected to a register R0 and output latch 90.
- R0 in turn is connected to Galois multiplier g1, whose output is connect as one input to XOR 86, and to register R1.
- the output of R1 is multiplied by Galois multiplier g0 and provided as a second input to XOR 86.
- this arrangement of elements provides Galois division by a generator polynomial of the form:
- the generator polynomial g(X) is
- 00100 e.g., are the coefficients of the m-tuple
- the two symbols of the even checkwords are latched by latches 58 and 60 in response to successive signals CW 1 and CW 2.
- the two symbols of the odd checkwords are latched by latches 62 and 64 in response to successive signals CW 1 and CW 2.
- the latches After the latches have be loaded with the checkword symbols, they are provided, two at a time to ROMS 66 and 68, on the ROM's ten-bit address input lines.
- First the two even latches 58 and 60 are provided as coordinated by the EVEN signal.
- the two odd latches 62 and 64 are provided as coordinated by the ODD signal.
- Each of the ROM's are 1024 ⁇ 5 random access.
- the contents of ROM 66 comprise the 1024 five-bit error values as indexed by the checkwords input on its ten-bit address lines.
- the contents of ROM 68 comprise the 1024 five-bit error locations as indexed by the checkwords input on its ten-bit address lines. If fewer than the maximum number of possible codeword symbols are used, as in the preferred embodiment where only 16 data symbols are used and the maximum codeword length is 31 symbols, each ROM contents can be correspondingly reduced because of the reduced number of possible error values and locations.
- the even error value is temporarily latched in latch 70, and both even and odd error values are provided to PAL 56 for subsequent Galois addition to the erroneous read data symbol for the even and odd codewords of a group.
- the even and odd error locations are provided to respective count-up counters 74 and 76.
- FIFO's 52 and 54 are alternatively clocked out under control of EVEN and ODD signal both to PAL 56 and to latch 78, which has a disable input connected to PAL. Normally, each READ DATA symbol clocked into it is clocked out to PISO 40. However, if a counter 74 or 76 indicates a error location, the PAL disables the output of the latch 78 and enables the CORRECTED READ DATA output to PISO 40.
- FIG. 4 shows the portions of this process contained in PAL 56.
- the EVEN and ODD error values 96 are provided as one input to XOR array 102.
- the other input to each is the output of FIFO's 52 and 54.
- the XOR array output is enabled under the control of OR gate 100 whose inputs are the EVEN or ODD CORRECT ENABLE from counters 74 and 76.
- the output from the OR gate 100 also disables the READ DATA latch 78.
- the output from the XOR array is provided on the CORRECTED DATA output to PISO 40., thereby substituting for the symbol in error.
- the remainder from division by the generator polynomial is zero.
- Zero could index an error location value that would not count out in counters 74 or 76, or alternatively, means, not shown, could be provided to detect all zero remainders and inhibit operation of the counters.
- FIG. 5 is an alternative arrangement where the roots of the generator polynomial are chosen such that syndrome S 0 directly yields the error value.
- the even codeword is shown.
- An identical arrangement is made for the odd codeword in the preferred interleaved embodiment.
- the roots are ⁇ 0 and ⁇ 1 , yield a generator polynomial
- the remainder also uniquely identifies an error location.
- the remainder is provides via the outputs of registers R0 and R1 to the address inputs of ROM 68, as before, to index the error location.
- the syndrome S 1 may be used with the same generator polynomial to yield a value which provides an error location by the circuit shown in FIG. 6. This additionally eliminates the need for the error location ROM 68.
- the product may be determined by multiplying S 1 by ⁇ i .
- the scaled syndrome, S 1 13 is input to error locator 128 through switch 112 and into register R3. Thereafter switch 112 closes on the multiplier loop which includes register R3 and ⁇ 1 multiplier 116. The output of R3 is multiplied by ⁇ 1 and is input to XOR array 118 and R3. The XOR array's other input is the error value from XOR array 106. If the scaled error location and error value are identical the corresponding data symbol is the one in error. Also, if the two inputs are equal, the output of the XOR array are all zero. This is tested by NOR gate 120, which goes high only when all inputs are zero.
- each data symbol (even or odd) is about to be forwarded to PISO 40, it s first input to latch 78 and also provided to XOR arrays 38 (FIG. 1), the even one of which 104 is shown in FIG. 6.
- the other input to the XOR array is the corresponding even or odd error value.
- the error value from XOR array 106 is input to XOR 126, the output of which is gated by gate array 124.
- the gate array output is enabled when NOR 120 indicates the detection of an even codeword error location. This output is connected to the CORRECTED READ DATA output of FIG. 3.
- the NOR output is also connected to latch 78 and disable that latch's output when an even error location is found. This results in the CORRECTED READ DATA substituting for READ DATA at the input to PISO 40.
- R3 is clocked to load a new port of S 1 and place on the input to XOR array 118 the next power of S 1 . The process continues until the entire even codeword is processed.
- the apparatus shown in FIG. 6 is for the even codeword only. It is repeated for the odd codeword. Each also has means to enable the NOR gate 120 output only when a corresponding even or odd symbol is present at latch 78.
- FIG. 7 shows a variation on the even decoder segment of FIG. 5.
- the syndromes, as well as the remainder, in combination are uniquely associated with a single error location, they are provided from XOR's 106 (S 0 ) and 108 (S 1 ) to ROM 68 to look up preassociated error locations.
- FIG. 8 shows a variation on FIGS. 5, 7 and 3 wherein the syndromes are employed to look up both the preassociated error values and location from ROM 66 and 68 respectively.
- the syndromes are formed by dividing the remainder by the roots of the generator polynomial.
- FIG. 9 is a schematic of an alternative interleaved decoder arrangement from that of FIG. 3 wherein latch 78 is eliminated.
- the both even and odd symbols are provided to PAL 56 as before, and output unmodified if the symbol is not in error, but output corrected if in error.
- FIG. 10 shows this variation, plus an alternative interleaved encoder/decoder 80.
- both even and odd symbols from the FIFO's are input to XOR 102.
- the other input is from gate 96, whose output is normally all zeroes unless enabled by OR gate 100 when either an even or odd error location has been determined by counters 74 and 76 (FIGS. 3 or 9).
- OR gate 100 When enabled by OR gate 100, the even or odd error value then present at gate 96 passes to the other input to XOR array 102 where it corrects the data symbol in error from the FIFO's. In both cases, the results of the XOR are correct, and are forwarded to PISO 40.
- an alternative preferred encoder/decoder 80 This replaces the pair of encoder/decoders 80 and 82 from FIG. 4.
- register R0-R1 and R2-R3 are shift registers which have two array cells. Essentially, at each clock R0 copies the five bits on its input and R1 copies the five bits on R0 and places these bits on its output. R2-R3 operate the same way. In this manner, both interleaved data segments or codewords, are input each clock through input latch 88, but are effectively separated into two separate codewords by the shift registers R0-R1 and R2-R3. The output is the same. The arrangement reduces the need for duplicate multipliers g0, g1, etc.
- FIG. 11 is a preferred variation from the error locator arrangement of FIG. 6 employing the shift register arrangement of FIG. 10.
- R3 of error locator 128 has been replaced with shift register R4-R5 which functions identically to shift registers R0-R1 and R2-R3.
- the even or odd error location is available from the output of NOR gate 120 and the error value on the output of XOR array 106. If the NOR gate 120 indicates an error location is present, it enables gate 124 to pass the error value through to XOR array 126 which corrects the data symbol in error. However, if an error location is not present, gate 124 is not enabled and outputs all zeroes, and the data from FIFO's passes through XOR 126 uncorrected.
Abstract
Description
X.sup.2 +g.sub.1 X+g.sub.0
X.sup.2 +α.sup.2 X+α.sup.0,
α.sup.i=A.sub.4 α.sup.4 +A.sub.3 α.sup.3 +A.sub.2 α.sup.2 +A.sub.1 α.sup.1 +A.sub.0 α.sup.0, and α is a root of P(X), i.e., P(α)=α.sup.5 +α.sup.2 +1=0
G(X)=X.sup.2 +α.sup.18 X+α.sup.1,
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/690,524 USRE34088E (en) | 1988-03-09 | 1991-04-23 | On-the-fly error correction |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/166,085 US4890287A (en) | 1988-03-09 | 1988-03-09 | On-the-fly error correction |
US07/690,524 USRE34088E (en) | 1988-03-09 | 1991-04-23 | On-the-fly error correction |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US07/166,085 Reissue US4890287A (en) | 1988-03-09 | 1988-03-09 | On-the-fly error correction |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE34088E true USRE34088E (en) | 1992-10-06 |
Family
ID=26861965
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US07/690,524 Expired - Lifetime USRE34088E (en) | 1988-03-09 | 1991-04-23 | On-the-fly error correction |
Country Status (1)
Country | Link |
---|---|
US (1) | USRE34088E (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5422895A (en) * | 1992-01-09 | 1995-06-06 | Quantum Corporation | Cross-checking for on-the-fly Reed Solomon error correction code |
US5434719A (en) * | 1994-03-18 | 1995-07-18 | Seagate Technology, Inc. | Correction of header information in a magnetic disc drive |
US5787099A (en) * | 1995-10-12 | 1998-07-28 | Adaptec, Inc. | System and method for encoding and decoding data using numerical computations in galois fields |
US20050040976A1 (en) * | 2003-08-13 | 2005-02-24 | Seagate Technology Llc | DC-free code design with increased distance between code words |
US20060007024A1 (en) * | 2004-07-07 | 2006-01-12 | Seagate Technology Llc | High rate running digital sum-restricted code |
US8769373B2 (en) | 2010-03-22 | 2014-07-01 | Cleon L. Rogers, JR. | Method of identifying and protecting the integrity of a set of source data |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4030067A (en) * | 1975-12-29 | 1977-06-14 | Honeywell Information Systems, Inc. | Table lookup direct decoder for double-error correcting (DEC) BCH codes using a pair of syndromes |
US4360916A (en) * | 1979-12-31 | 1982-11-23 | Ncr Canada Ltd.-Ncr Canada Ltee. | Method and apparatus for providing for two bits-error detection and correction |
US4473902A (en) * | 1982-04-22 | 1984-09-25 | Sperrt Corporation | Error correcting code processing system |
US4599722A (en) * | 1984-04-03 | 1986-07-08 | Canadian Patents And Development Limited-Societe Canadienne Des Brevets Et D'exploitation Limitee | Apparatus for encoding and decoding digital data to permit error correction |
US4623999A (en) * | 1984-06-04 | 1986-11-18 | E-Systems, Inc. | Look-up table encoder for linear block codes |
-
1991
- 1991-04-23 US US07/690,524 patent/USRE34088E/en not_active Expired - Lifetime
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4030067A (en) * | 1975-12-29 | 1977-06-14 | Honeywell Information Systems, Inc. | Table lookup direct decoder for double-error correcting (DEC) BCH codes using a pair of syndromes |
US4360916A (en) * | 1979-12-31 | 1982-11-23 | Ncr Canada Ltd.-Ncr Canada Ltee. | Method and apparatus for providing for two bits-error detection and correction |
US4473902A (en) * | 1982-04-22 | 1984-09-25 | Sperrt Corporation | Error correcting code processing system |
US4599722A (en) * | 1984-04-03 | 1986-07-08 | Canadian Patents And Development Limited-Societe Canadienne Des Brevets Et D'exploitation Limitee | Apparatus for encoding and decoding digital data to permit error correction |
US4623999A (en) * | 1984-06-04 | 1986-11-18 | E-Systems, Inc. | Look-up table encoder for linear block codes |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5422895A (en) * | 1992-01-09 | 1995-06-06 | Quantum Corporation | Cross-checking for on-the-fly Reed Solomon error correction code |
US5434719A (en) * | 1994-03-18 | 1995-07-18 | Seagate Technology, Inc. | Correction of header information in a magnetic disc drive |
US5787099A (en) * | 1995-10-12 | 1998-07-28 | Adaptec, Inc. | System and method for encoding and decoding data using numerical computations in galois fields |
US20050040976A1 (en) * | 2003-08-13 | 2005-02-24 | Seagate Technology Llc | DC-free code design with increased distance between code words |
US6961010B2 (en) | 2003-08-13 | 2005-11-01 | Seagate Technology Llc | DC-free code design with increased distance between code words |
US20060007024A1 (en) * | 2004-07-07 | 2006-01-12 | Seagate Technology Llc | High rate running digital sum-restricted code |
US7002492B2 (en) | 2004-07-07 | 2006-02-21 | Seagate Technology Llc | High rate running digital sum-restricted code |
US8769373B2 (en) | 2010-03-22 | 2014-07-01 | Cleon L. Rogers, JR. | Method of identifying and protecting the integrity of a set of source data |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4890287A (en) | On-the-fly error correction | |
US5946328A (en) | Method and means for efficient error detection and correction in long byte strings using integrated interleaved Reed-Solomon codewords | |
US4777635A (en) | Reed-Solomon code encoder and syndrome generator circuit | |
EP0783168B1 (en) | On-the-fly error correction using thermal asperity erasure pointers from a sampled amplitude read channel in a magnetic disk drive | |
US6275965B1 (en) | Method and apparatus for efficient error detection and correction in long byte strings using generalized, integrated, interleaved reed-solomon codewords | |
US4099160A (en) | Error location apparatus and methods | |
US5491701A (en) | Burst error corrector | |
JP3258669B2 (en) | Trellis code with improved error propagation | |
US4525838A (en) | Multibyte error correcting system involving a two-level code structure | |
EP0357461B1 (en) | Error correction circuit | |
US5844919A (en) | Sector and track level error correction system for disc storage systems | |
US5600662A (en) | Error correction method and apparatus for headers | |
SE461309B (en) | SET AND DEVICE FOR CODING A DIGITAL INFORMATION SIGNAL AND SET AND DEVICE FOR TRANSFER OF DATA | |
US8102996B2 (en) | Scrambler, descrambler and method, and disc apparatus | |
US8171373B2 (en) | Coding circuit for recording data on DVD disk | |
IE920104A1 (en) | On-the-fly error correction with embedded digital controller | |
US7607074B2 (en) | Error detecting code addition circuit, error detection circuit and method, and disc apparatus | |
US5434719A (en) | Correction of header information in a magnetic disc drive | |
EP0105499B1 (en) | Method capable of simultaneously decoding two reproduced sequences | |
US4527269A (en) | Encoder verifier | |
US4486881A (en) | Device for real-time correction of errors in data recorded on a magnetic medium | |
USRE34088E (en) | On-the-fly error correction | |
US5243604A (en) | On-the-fly error correction | |
US5268908A (en) | Low data delay triple coverage code apparatus for on-the-fly error correction | |
JPS60500694A (en) | Burst error correction using cyclic block codes |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: SEAGATE TECHNOLOGY LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEAGATE TECHNOLOGY, INC.;REEL/FRAME:011077/0319 Effective date: 20000728 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: THE CHASE MANHATTAN BANK, AS COLLATERAL AGENT, NEW Free format text: SECURITY AGREEMENT;ASSIGNOR:SEAGATE TECHNOLOGY LLC;REEL/FRAME:011461/0001 Effective date: 20001122 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:SEAGATE TECHNOLOGY LLC;REEL/FRAME:013177/0001 Effective date: 20020513 Owner name: JPMORGAN CHASE BANK, AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:SEAGATE TECHNOLOGY LLC;REEL/FRAME:013177/0001 Effective date: 20020513 |
|
AS | Assignment |
Owner name: SEAGATE TECHNOLOGY LLC,CALIFORNIA Free format text: RELEASE OF SECURITY INTERESTS IN PATENT RIGHTS;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT (FORMERLY KNOWN AS THE CHASE MANHATTAN BANK AND JPMORGAN CHASE BANK);REEL/FRAME:016926/0342 Effective date: 20051130 Owner name: SEAGATE TECHNOLOGY LLC, CALIFORNIA Free format text: RELEASE OF SECURITY INTERESTS IN PATENT RIGHTS;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT (FORMERLY KNOWN AS THE CHASE MANHATTAN BANK AND JPMORGAN CHASE BANK);REEL/FRAME:016926/0342 Effective date: 20051130 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATE Free format text: SECURITY AGREEMENT;ASSIGNORS:MAXTOR CORPORATION;SEAGATE TECHNOLOGY LLC;SEAGATE TECHNOLOGY INTERNATIONAL;REEL/FRAME:022757/0017 Effective date: 20090507 Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT Free format text: SECURITY AGREEMENT;ASSIGNORS:MAXTOR CORPORATION;SEAGATE TECHNOLOGY LLC;SEAGATE TECHNOLOGY INTERNATIONAL;REEL/FRAME:022757/0017 Effective date: 20090507 |
|
AS | Assignment |
Owner name: SEAGATE TECHNOLOGY INTERNATIONAL, CALIFORNIA Free format text: RELEASE;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:025662/0001 Effective date: 20110114 Owner name: SEAGATE TECHNOLOGY LLC, CALIFORNIA Free format text: RELEASE;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:025662/0001 Effective date: 20110114 Owner name: MAXTOR CORPORATION, CALIFORNIA Free format text: RELEASE;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:025662/0001 Effective date: 20110114 Owner name: SEAGATE TECHNOLOGY HDD HOLDINGS, CALIFORNIA Free format text: RELEASE;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:025662/0001 Effective date: 20110114 |
|
AS | Assignment |
Owner name: SEAGATE TECHNOLOGY INTERNATIONAL, CAYMAN ISLANDS Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT AND SECOND PRIORITY REPRESENTATIVE;REEL/FRAME:030833/0001 Effective date: 20130312 Owner name: SEAGATE TECHNOLOGY LLC, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT AND SECOND PRIORITY REPRESENTATIVE;REEL/FRAME:030833/0001 Effective date: 20130312 Owner name: SEAGATE TECHNOLOGY US HOLDINGS, INC., CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT AND SECOND PRIORITY REPRESENTATIVE;REEL/FRAME:030833/0001 Effective date: 20130312 Owner name: EVAULT INC. (F/K/A I365 INC.), CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT AND SECOND PRIORITY REPRESENTATIVE;REEL/FRAME:030833/0001 Effective date: 20130312 |