Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS9548374 B2
Publication typeGrant
Application numberUS 14/260,717
Publication date17 Jan 2017
Filing date24 Apr 2014
Priority date17 Aug 2006
Also published asCN101501859A, CN101501859B, EP2052414A2, EP2052414B1, EP2631951A2, EP2631951A3, EP2631951B1, US8710510, US20080105949, US20150287805, WO2008020911A2, WO2008020911A3
Publication number14260717, 260717, US 9548374 B2, US 9548374B2, US-B2-9548374, US9548374 B2, US9548374B2
InventorsQingchun Zhang, Sei-Hyung Ryu, Charlotte Jonas, Anant K. Agarwal
Original AssigneeCree, Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
High power insulated gate bipolar transistors
US 9548374 B2
Abstract
A method of forming a transistor device include forming a drift layer of a first conductivity type, forming a well of a second conductivity type in the drift layer, forming a JFET region with first conductivity type dopant ions in the drift layer, forming a channel adjustment layer of the first conductivity type on the JFET region and the well, implanting first conductivity type dopant ions to form an emitter region of the first conductivity type extending through the channel adjustment layer and into the well, wherein the emitter region is spaced apart from the JFET region by the well, implanting second conductivity type dopant ions to form a connector region of the second conductivity type adjacent the emitter region, forming a gate oxide layer on the channel region, and forming a gate on the gate oxide layer.
Images(6)
Previous page
Next page
Claims(24)
What is claimed is:
1. A method of forming an insulated gate bipolar transistor (IGBT) device, comprising:
forming a p-type drift layer;
forming an n-type well in the p-type drift layer;
epitaxially growing a p-type channel adjustment layer on the p-type drift layer and on the n-type well;
implanting p-type dopant ions to form a p-type emitter region that extends through the p-type channel adjustment layer and into the n-type well, the p-type emitter region at least partially defining a channel region in the n-type well adjacent the p-type emitter region;
implanting n-type dopant ions to form an n-type connector region that is adjacent the p-type emitter region and extends through the channel adjustment layer and into the n-type well;
forming a gate oxide layer on the channel region; and
forming a gate on the gate oxide layer.
2. The method of claim 1, further comprising annealing the p-type dopant implanted ions and the n-type dopant implanted ions.
3. The method of claim 2, further comprising:
forming a graphite coating on the channel adjustment layer, wherein the annealing the implanted ions comprises annealing the channel adjustment layer and the graphite coating; and
removing the graphite coating after the annealing the implanted ions.
4. The method of claim 3, further comprising crystallizing the graphite coating before the annealing the implanted ions.
5. The method of claim 3, wherein the annealing the implanted ions comprises annealing the implanted ions at a temperature greater than 1700° C.
6. The method of claim 3, wherein the annealing the implanted ions comprises annealing the implanted ions at a temperature greater than 1800° C.
7. The method of claim 1, wherein the forming the gate oxide layer comprises forming the gate oxide layer in dry O2, the method further comprising annealing the gate oxide layer in wet O2.
8. The method of claim 7, wherein the forming the gate oxide layer comprises forming the gate oxide layer in dry O2 at a temperature less than or equal to about 1200° C.
9. The method of claim 7, further comprising annealing the gate oxide layer in an inert atmosphere at a temperature less than or equal to about 1200° C. after the forming the gate oxide layer and before the annealing the gate oxide layer in the wet O2.
10. The method of claim 7, wherein the annealing the gate oxide layer in the wet O2
comprises annealing the gate oxide layer in the wet O2 at a temperature less than or equal to about 950° C.
11. The method of claim 10, wherein the annealing the gate oxide layer in the wet O2
comprises annealing the gate oxide layer in the wet O2 for at least one hour.
12. The method of claim 7, wherein the annealing the gate oxide layer in the wet O2 comprises generating pyrogenic steam in a pyrogenic chamber, supplying the pyrogenic steam to an anneal chamber, and annealing the gate oxide layer in the anneal chamber.
13. The method of claim 12, wherein the generating the pyrogenic steam comprises heating the pyrogenic chamber, supplying hydrogen and oxygen gas to the pyrogenic chamber, and combusting the hydrogen gas and the oxygen gas to form the pyrogenic steam, wherein the hydrogen gas and the oxygen gas are supplied to the pyrogenic chamber at a molecular ratio of hydrogen to oxygen of about 1.8 or more.
14. The method of claim 1, further comprising implanting p-type dopant ions into the drift layer to form a JFET region adjacent to the n-type well, and wherein the p-type emitter region is spaced apart from the JFET region and defines a channel region between the p-type emitter region and the JFET region.
15. The method of claim 1, wherein the channel adjustment layer is formed to have a thickness of about 0.1 μm to about 0.5 μm, and wherein the channel adjustment layer has a net acceptor concentration of about 1×1016 cm−3 to about 5×1018 cm−3.
16. The method of claim 1, wherein the drift layer comprises an epitaxial silicon carbide layer.
17. The method of claim 1, where the forming the p-type drift layer comprises forming the p-type drift layer on an n-type substrate.
18. The method of claim 17, wherein the substrate comprises silicon carbide.
19. The method of claim 1, wherein a distance from a bottom of the p-type emitter region to a bottom of the n-type well region is equal to or greater than about 0.45 μm.
20. A method of forming an insulated gate bipolar transistor (IGBT) device, comprising:
forming a drift layer of a first conductivity type;
forming a well of a second conductivity type in the drift layer;
forming a JFET region with first conductivity type dopant ions in the drift layer;
forming a channel adjustment layer of the first conductivity type on the JFET region and the well;
implanting first conductivity type dopant ions to form an emitter region of the first conductivity type that extends through the channel adjustment layer and into the well, wherein the emitter region is spaced apart from the JFET region by the well;
implanting second conductivity type dopant ions to form a connector region of the second conductivity type that is adjacent the emitter region and into the well;
forming a gate oxide layer on the channel region; and
forming a gate on the gate oxide layer.
21. The method of claim 20, wherein the forming the JFET region comprises epitaxially growing the JFET region with additional first conductivity type dopant ions on the drift layer.
22. The method of claim 20, wherein the forming the JFET region comprises forming the JFET region with a dopant concentration of about 1×1016 cm−3.
23. The method of claim 20, wherein the forming the JFET region comprises implanting aluminum in the drift layer adjacent the well.
24. The method of claim 20, further comprising:
forming a graphite coating on the channel adjustment layer;
annealing the implanted ions in the channel adjustment layer;
annealing the graphite coating; and
removing the graphite coating after annealing the implanted ions.
Description
CROSS-REFERENCE TO RELATED APPLICATION AND CLAIM OF PRIORITY

This application is a divisional of and claims priority to U.S. patent application Ser. No. 11/764,492, filed Jun. 18, 2007, entitled “High Power Insulated Gate Bipolar Transistors,” which claims the benefit of and priority to U.S. Provisional Patent Application No. 60/838,249, filed Aug. 17, 2006, entitled “High Power Insulated Gate Bipolar Transistors,” the disclosures of which are hereby incorporated herein by reference in their entirety.

STATEMENT OF U.S. GOVERNMENT INTEREST

This invention was made with Government support under Contract No. N00014-05-C-0202 awarded by ONR/DARPA. The Government has certain rights in the invention.

BACKGROUND

The present invention relates to electronic devices. More particularly, the present invention relates to high power insulated gate bipolar transistors.

Power devices made with silicon carbide (SiC) are expected to show great advantages as compared to those on silicon for high speed, high power and/or high temperature applications due to the high critical field and wide band gap of SiC. For devices capable of blocking high voltages, such as voltages in excess of about 5 kV, it may be desirable to have bipolar operation to reduce the drift layer resistance via conductivity modulation resulting from injected minority carriers. However, one technical challenge for bipolar devices in silicon carbide is forward voltage degradation over time, possibly due to the presence of Basal Plane Dislocations (BPD) in single crystals of silicon carbide. Thus, unipolar devices such as SiC Schottky diodes and MOSFETs are typically used for high power applications.

SiC DMOSFET devices with a 10 kV blocking capability have been fabricated with a specific on-resistance of about 100 mΩ×cm2. DMOSFET devices may exhibit very fast switching speed of, for example, less than 100 ns, due to their majority carrier nature. However, as the desired blocking voltage of devices increases, for example up to 15 kV or more, the on-resistance of a MOSFET device may increase substantially, due to the corresponding increase in the drift layer thickness. This problem may be exacerbated at high temperatures due to bulk mobility reduction, which may result in excessive power dissipation.

With the progress of SiC crystal material growth, several approaches have been developed to mitigate BPD related problems. See, e.g., B. Hull, M. Das, J. Sumakeris, J. Richmond, and S. Krishinaswami, “Drift-Free 10-kV, 20-A 4 H-SiC PiN Diodes”, Journal of Electrical Materials, Vol. 34, No. 4, 2005. These developments may enhance the development and/or potential applications of SiC bipolar devices such as thyristors, GTOs, etc. Even though thyristors and/or GTOs may offer low forward voltage drops, they may require bulky commutating circuits for the gate drive and protections. Accordingly, it may be desirable for a SiC bipolar device to have gate turn-off capability. Due to their superior on-state characteristics, reasonable switching speed, and/or excellent safe-operation-area (SOA), 4 H-SiC insulated gate bipolar transistors (IGBTs) are becoming more suitable for power switching applications.

SUMMARY

A silicon carbide-based insulated gate bipolar transistor (IGBT) according to some embodiments includes a silicon carbide substrate having a first conductivity type, a silicon carbide drift layer having a second conductivity type opposite the first conductivity type, and a well region in the drift layer and having the first conductivity type. A silicon carbide epitaxial channel adjustment layer is on the drift layer and has the second conductivity type. An emitter region extends from a surface of the epitaxial channel adjustment layer through the epitaxial channel adjustment layer and into the well region. The emitter region has the second conductivity type and at least partially defines a channel region in the well region adjacent to the emitter region. A gate oxide layer is on the channel region, and a gate is on the gate oxide layer.

The silicon carbide drift layer may include a JFET region adjacent to the well region. The emitter region may be spaced apart from the JFET region and may define the channel region between the emitter region and the JFET region.

In some embodiments, the first conductivity type may be n-type and the second conductivity type may be p-type.

The transistor may further include a connector region of the first conductivity type extending from a surface of the channel adjustment layer into the well region, a first ohmic contact on the connector region, a second ohmic contact on the emitter region and including a material different from the first ohmic contact, and a metal overlayer electrically connecting the first ohmic contact and the second ohmic contact.

The first ohmic contact may include a nickel-based conductive material and the second ohmic contact may include an aluminum-based conductive material.

The channel adjustment layer may have a thickness of about 0.25 μm or more. Furthermore, the distance from a bottom of the emitter region to a bottom of the well region is about 0.45 μm or more.

The channel adjustment layer may have a thickness of about 0.1 μm to about 0.5 μm, and a net doping concentration of about 1×1016 cm−3 to about 5×1018 cm−3.

Some embodiments of the invention provide methods of forming an insulated gate bipolar transistor (IGBT) device in silicon carbide. The methods include forming a p-type silicon carbide drift layer on an n-type silicon carbide substrate, forming an n-type well in the p-type silicon carbide drift layer, and epitaxially growing a p-type channel adjustment layer on the p-type silicon carbide drift layer and on the n-type well. P-type dopant ions may be implanted to form a p-type emitter region extending through the channel layer and into the n-type well at a surface of the silicon carbide layer. The p-type emitter region at least partially defines a channel region in the n-type well adjacent the p-type emitter region. The methods further include implanting n-type dopant ions to form an n-type connector region extending through the channel layer and into the n-type well at a surface of the silicon carbide layer. The implanted ions are annealed. A gate oxide layer is formed on the channel region, and a gate is formed on the gate oxide layer.

The methods may further include forming a graphite coating for implant activation and removing the graphite coating after annealing the implanted ions. Annealing the implanted ions may include annealing the silicon carbide layer and the graphite coating. The methods may further include crystallizing the graphite coating before annealing the implanted ions.

Annealing the implanted ions may include annealing the implanted ions at a temperature greater than 1700° C., and in some embodiments greater than 1800° C. Forming the gate oxide layer may include forming the gate oxide layer in dry O2, the method may further include annealing the gate oxide layer in wet O2. In particular, forming the gate oxide layer may include forming the gate oxide layer in dry O2 at a temperature less than or equal to about 1200° C.

The methods may further include annealing the gate oxide layer in an inert atmosphere at a temperature less than or equal to about 1200° C. after forming the gate oxide layer and before annealing the gate oxide layer in wet O2.

Annealing the gate oxide layer in wet O2 may include annealing the gate oxide layer in wet O2 at a temperature less than or equal to about 950° C. for at least one hour.

Annealing the oxide layer in wet O2 may include generating pyrogenic steam in a pyrogenic chamber, supplying the pyrogenic steam to an anneal chamber, and annealing the oxide layer in the anneal chamber. Generating pyrogenic steam may include heating the pyrogenic chamber, supplying hydrogen and oxygen gas to the pyrogenic chamber, and combusting the hydrogen gas and the oxygen gas to form the pyrogenic steam, the hydrogen gas and the oxygen gas are supplied to the pyrogenic chamber at a molecular ratio of hydrogen to oxygen of about 1.8 or more.

The methods may further include implanting p-type dopant ions into the drift layer to form a JFET region adjacent to the n-type well. The p-type emitter region may be spaced apart from the JFET region and may define a channel region between the p-type emitter region and the JFET region.

The channel adjustment layer may have a thickness of about 0.1 μm to about 0.5 μm, and a net acceptor concentration of about 1×1016 cm−3 to about 5×1018 cm−3.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application, illustrate certain embodiment(s) of the invention. In the drawings:

FIG. 1 is a cross-section of a silicon carbide insulated gate bipolar transistor (IGBT) device according to some embodiments of the invention.

FIGS. 2A to 2D are cross-section illustrations showing intermediate structures in the formation of an IGBT device according to some embodiments of the invention.

FIG. 3 is a schematic diagram illustrating a pyrogenic chamber and an anneal chamber that may be used according to some embodiments of the invention.

FIGS. 4-5 are plots of on-state I-V characteristics for an IGBT device according to some embodiments of the invention.

FIG. 6 is a graph of leakage current density versus blocking voltage for an IGBT device according to some embodiments of the invention.

FIG. 7 is a diagram of a clamped inductive switching test circuit topology used for testing the switching characteristics of a device according to some embodiments of the invention.

FIG. 8 is a graph of an inductive switching waveform of a device according to some embodiments of the invention.

DETAILED DESCRIPTION

Embodiments of the present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like numbers refer to like elements throughout.

It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of the present invention. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.

The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” “comprising,” “includes” and/or “including” when used herein, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.

Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. It will be further understood that terms used herein should be interpreted as having a meaning that is consistent with their meaning in the context of this specification and the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.

It will be understood that when an element such as a layer, region or substrate is referred to as being “on” or extending “onto” another element, it can be directly on or extend directly onto the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or extending “directly onto” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.

Relative terms such as “below” or “above” or “upper” or “lower” or “horizontal” or “lateral” or “vertical” may be used herein to describe a relationship of one element, layer or region to another element, layer or region as illustrated in the figures. It will be understood that these terms are intended to encompass different orientations of the device in addition to the orientation depicted in the figures.

Embodiments of the invention are described herein with reference to cross-section illustrations that are schematic illustrations of idealized embodiments (and intermediate structures) of the invention. The thickness of layers and regions in the drawings may be exaggerated for clarity. Additionally, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle will, typically, have rounded or curved features and/or a gradient of implant concentration at its edges rather than a discrete change from implanted to non-implanted region. Likewise, a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation takes place. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of the invention.

Some embodiments of the invention are described with reference to semiconductor layers and/or regions which are characterized as having a conductivity type such as n-type or p-type, which refers to the majority carrier concentration in the layer and/or region. Thus, n-type material has a majority equilibrium concentration of negatively charged electrons, while p-type material has a majority equilibrium concentration of positively charged holes. Some material may be designated with a “+” or “−” (as in n+, n−, p+, p−, n++, n−−, p++, p−−, or the like), to indicate a relatively larger (“+”) or smaller (“−”) concentration of majority carriers compared to another layer or region. However, such notation does not imply the existence of a particular concentration of majority or minority carriers in a layer or region.

Some embodiments of the invention provide insulated gate bipolar transistors (IGBTs) that are suitable for high power and/or high temperature applications. Some embodiments of the invention provide high voltage planar IGBTs. Although embodiments of the invention described herein include silicon carbide substrates and epitaxial layers, the principles and structures described herein may be advantageously employed in devices formed using other materials, such as silicon, germanium, gallium arsenide, and gallium nitride, and alloys thereof.

The first reported planar gate 5.8 kV IGBT in SiC was built on an n-type substrate in 2005. See, Q. Zhang, C. Jonas, S. Ryu, A. Agarwal and J. Palmour “Design and Fabrications of High Voltage IGBTs on 4 H-SiC”, ISPSD Proceeding, 2006. The p-channel IGBT was selected due to the lack of high quality, low resistivity p-SiC substrates, which are required for n-channel IGBTs. The device exhibits a differential on-resistance (Rdiff, on) of about 570 mΩ×cm2 at a gate bias of −30 V at 25° C., and decreases to about 118 mΩ×cm2 at 200° C., respectively. The high on-resistance was primarily attributed to the low bulk carrier lifetimes, and low hole channel mobility.

An IGBT structure according to some embodiments of the invention is shown in FIG. 1. A planar device structure, such as the structure of the device 10 shown in FIG. 1, may provide process simplification and/or enhanced device reliability. However, other device structures may be advantageously employed.

The device 10 of FIG. 1 includes a p-type buffer layer 14 and a p− drift epitaxial layer 16 on an n-type substrate 12. The substrate 12 may include an n+-type, 8° off-axis 4 H-SiC substrate. The p− drift layer 16 may have a thickness of about 110 μm and may be doped with p-type dopants at a doping concentration selected to provide a desired blocking voltage. For example, the p− drift layer 16 may be doped with p-type dopants at a doping concentration of about 2×1014 cm−3 to about 6×1014 cm−3 for a 10 kV blocking capability. The p-type buffer layer 14 may have a thickness of about 1 μm to about 2 μm and may be doped with p-type dopants at a doping concentration of about 1×1017 cm−3. The p-type buffer layer 14 is provided as a channel stop layer to discourage punch-through.

N+ well regions 18 are formed at a surface of the p-type drift layer 16. The n+ well regions 18, which may be formed by ion implantation, may extend a distance of about 0.5 μm into the drift layer 16.

An epitaxial p-type channel adjustment layer 40 is on the drift layer 16. The channel adjustment layer 40 may have a thickness of about 0.1 μm to about 0.5 μm, and may be doped with p-type dopants to have a net acceptor concentration of about 1×1016 cm−3 to about 5×1018 cm−3. In particular, the epitaxial p-type channel adjustment layer 40 may have a thickness of about 0.25 μm and may be doped with acceptor ions, such as aluminum ions, at a doping concentration of about 1×10 17 cm−2 . The presence of the p-type channel adjustment layer 40 may modify the threshold voltage and/or improve the inversion channel mobility of the device 10.

The device 10 further includes n+ connector regions 24 and p+ emitter regions 22 that may be formed by selective implantation of, for example, nitrogen and aluminum, respectively. The n+ connector regions 24 and p+ emitter regions 22 extend through the p-type channel adjustment layer 40 and into the n+ well regions 18. In some embodiments, a distance d between the bottom of the p+ emitter regions 22 and the bottom of the n+ well regions 18 may be about 0.45 μm or more. An increased distance d may provide a lower resistance of the n+ well regions 18, which may result in improved on-state resistance of the device 10.

A guard-ring based edge termination (not shown) may be provided around the device periphery. Other types of edge terminations may be used.

The device 10 includes a JFET region 20 in the drift layer 16 between adjacent n+ well regions 18. The JFET region 20 may be implanted with p-type dopants to reduce the JFET resistance from the adjacent n+ well regions 18. In some embodiments, the JFET region 20 may be formed by an epitaxial growth process.

The device 10 further includes a gate insulation layer 26, which may include silicon dioxide having a thickness of about 400-1000 Å.

A gate 28 of, for example, polysilicon is formed on the gate insulation layer 26. An interlayer dielectric layer 33 is on the surface of the device 10 and electrically insulates the gate 28.

N-type ohmic contacts 35 are formed to the n+ connector regions 24, and p-type ohmic contacts 37 are formed to the p+ emitter regions 22. The n-type ohmic contacts 35 may include a nickel-based conductive layer, such as Ni and/or NiSi. The p-type ohmic contact 37 may include an aluminum-based conductive layer, such as Al and/or AlSi. A metal overlayer 39 is formed on the interlayer dielectric layer 33 and electrically connects the n-type connector regions 24 and the p-type emitter regions 22 through their respective ohmic contacts 35, 37. An n-type ohmic metal collector contact 32 is formed on the substrate 12.

FIGS. 2A to 2D illustrate some operations that may be performed and intermediate structures 10A to 10D that may be formed during the formation of a device 10. Referring to FIG. 2A, a p-type SiC buffer 14 and a p− SiC drift layer 16 are formed by epitaxial growth on an n+-type 8° off-axis 4 H-SiC substrate 12. The p-type buffer layer 14 may have a thickness of about 1 μm to about 2 μm and may be doped with p-type dopants at a doping concentration of about 1×1017 cm−3. After formation of the p-type drift layer 16, the n+ well regions 18 are formed, for example, by implantation of donor ions, such as nitrogen, into the drift layer 16. It may be desirable to implant the n+ well regions 18 as deep as possible. The depth of the n+ well regions 18 may be limited by the available implant energy.

The structure may then be annealed at a temperature of about 1600° C. or more to activate the implanted ions. In particular, the structure may be annealed under standard SiC activation annealing conditions that are known in the art to activate the n-type dopants.

The JFET region 20 may be formed, for example, by implantation of aluminum in the drift layer 16 between adjacent n+ well regions 18. The JFET region 20 may be implanted with p-type dopants to reduce the JFET resistance from the adjacent n+ well regions 18. In particular, the JFET implantation dose may be selected to reduce the JFET resistance while keeping implant damage at an acceptable level. In some embodiments, the JFET implantation may be performed at a dose sufficient to provide a dopant concentration of about 1×1016 cm−3 in the JFET region 20. The JFET region may, in some embodiments, be formed by an epitaxial growth process.

Referring to FIG. 2B, an epitaxial channel adjustment layer 40 is formed on the drift layer 16, for example using well-known SiC epitaxial regrowth techniques. The channel adjustment layer 40 may be doped with acceptor ions at a doping concentration of about 1×1017 cm−3.

The epitaxial channel adjustment layer 40 may modify the threshold voltage and/or improve the inversion channel mobility of the device. Furthermore, the channel adjustment layer 40 may also permit formation of shallower p-type source regions 22 relative to the n-type well regions 18. Providing deeper n-type well regions 18 by lifting the p-type emitter implants 22 to the surface of the regrown channel adjustment layer 40 may reduce or prevent latch-up in the device. The deep n+ well 18 may result in a lower N-well resistance due to the increased spacing d between the bottom of the p-type emitter region 22 and the bottom of the n+ well 18. A lower n-well resistance may increase the device latch-up current and/or provide a better on-state resistance.

Referring to FIG. 2C, the n-type connector regions 24 and p-type emitter regions 22 are formed, for example, by selective implantation of donor and acceptor ions, respectively, into/through the epitaxial channel adjustment layer 40.

It will be appreciated that the distance d shown in FIG. 2C is a function of the vertical extent of the n-type well regions 18 and the vertical extent of the p-type emitter regions 22. In general, it may be desirable to make the spacing d between the bottom of the p-type emitter regions 22 and the bottom of the n+ well 18 regions as large as possible. Furthermore, as described above, the p-type emitter regions 22 may be formed after formation of the p-type epitaxial channel adjustment layer 40. Thus, the thickness (depth) of the well regions 18 is determined by the maximum implant energy of the system used to manufacture the device. However, the penetration depth of the p+ emitter regions 22 into the n-type well regions 18 may be decreased by the thickness of the epitaxial channel adjustment layer 40, which may be about 0.25 μ.

Still referring to FIG. 2C, the implanted dopants may be activated by annealing the structure at a temperature of about 1600° C. or more with a silicon over pressure and/or covered by an encapsulation layer such as a graphite film. In some embodiments, the implants may be activated by annealing at a temperature greater than about 1700° C. using a graphite encapsulation layer.

A high temperature activation anneal (e.g. 1700° C. or more) may enhance the activation of the threshold adjustment ions, as well as annealing of defects in the channel region 40. However, such a high temperature anneal may damage the surface of the silicon carbide drift layer 16.

Referring to FIG. 2C, in order to reduce damage that may result from a high temperature anneal, a graphite coating 50 may be formed on the surface of the structure 10C prior to formation of the gate oxide 26, gate contact 28 and emitter contact 30. That is, prior to annealing the structure 10C to activate the implanted ions, a graphite coating 50 may be applied to the top/front side of the structure 10C in order to protect the surface of the structure during the anneal. The graphite coating 50 may be applied by a conventional resist coating method and may have a thickness that is sufficient to protect the underlying SiC layers during a high temperature anneal. For example, the graphite coating 50 may have a thickness of about 1 μm. The graphite coating 50 may be heated to form a crystalline coating on the channel adjustment layer 40. The implanted ions may be activated by a thermal anneal that may be performed, for example, in an inert gas at a temperature of about 1700° C. or greater. In particular the thermal anneal may be performed at a temperature of about 1850° C. in argon for 5 minutes. The graphite coating 50 may help to protect the surface of the epitaxial channel adjustment layer 40 and/or the drift layer 16 during the high temperature anneal.

The graphite coating 50 may then be removed, for example, by ashing and thermal oxidation.

After implant annealing, a field oxide (not shown) of, for example, silicon dioxide having a thickness of about 1 μm may be deposited and patterned to expose the active region of the device.

Referring to FIG. 2D, the gate insulation layer 26 may be formed by a gate oxidation process, with a final gate oxide thickness of 400-600Å.

The gate insulation layer 26 may be grown on the exposed surface of the drift layer 16 after removal of the graphite cap layer 50. The gate insulation layer 26 may include an oxide layer grown by a dry-wet oxidation process that includes a growth of bulk oxide in dry O2 followed by an anneal of the bulk oxide in wet O2 as described, for example, in U.S. Pat. No. 5,972,801, the disclosure of which is incorporated herein by reference in its entirety. As used herein, anneal of oxide in wet O2 refers to anneal of an oxide in an ambient containing both O2 and vaporized H2O. An anneal may be performed in between the dry oxide growth and the wet oxide growth. The dry O2 oxide growth may be performed, for example, in a quartz furnace tube at a temperature of up to about 1200° C. in dry O2 for a time of at least about 2.5 hours. Dry oxide growth is performed to grow the bulk oxide layer to a desired thickness. The temperature of the dry oxide growth may affect the oxide growth rate. For example, higher process temperatures may produce higher oxide growth rates. The maximum growth temperature may be dependent on the system used. Higher temperatures may be achieved for the dry O2 growth by using, for example, a silicon carbide furnace instead of a quartz tube. However, higher temperatures may not improve the quality of the oxide.

In some embodiments, the dry O2 oxide growth may be performed at a temperature of about 1175° C. in dry O2 for about 3.5 hours. The resulting oxide layer may be annealed at a temperature of up to about 1200° C. in an inert atmosphere. In particular, the resulting oxide layer may be annealed at a temperature of about 1175° C. in Ar for about 1 hour.

The wet O2 oxide anneal may be performed at a temperature of about 950° C. or less for a time of at least about 1 hour. The temperature of the wet O2 anneal may be limited to discourage further thermal oxide growth at the SiC/SiO2 interface, which may introduce additional interface states. In particular, the wet O2 anneal may be performed in wet O2 at a temperature of about 950° C. for about 3 hours, The resulting gate insulation layer 26 may have a thickness of about 500 Å.

In some embodiments, the steam used in the wet O2 anneal process may be generated using a pyrogenic process, and the resulting wet O2 anneal may be referred to as a “pyrogenic oxidation.” Referring to FIG. 3, in a pyrogenic oxidation, oxygen (O2) gas and hydrogen (H2) gas are flowed into a pyrogenic chamber 210, which is separate from the anneal chamber 220, and which is heated to a high temperature, such as about 800° C. The hydrogen and oxygen gas combust in the pyrogenic chamber 210 and form a mixture of steam (H2O) and oxygen (O2), which is supplied to the anneal chamber 220.

In some cases, it may be desirable to adjust the flow rates of hydrogen and oxygen into the pyrogenic chamber 210 so that a molecular ratio of hydrogen to oxygen approaches, but does not exceed, a 2:1 ratio. That is, it may be desirable for the mixture supplied to the anneal chamber 220 to be as wet as possible, within reasonable safety limits. In some cases, a hydrogen/oxygen ratio of 1.8:1 or 1.9:1 may be used.

Referring again to FIG. 2D, after formation of the gate insulation layer 26, a polysilicon gate 28 may be deposited and doped, for example, with boron followed by a metallization process to reduce the gate resistance. An interlayer dielectric layer 33, for example of silicon dioxide, is formed on the structure 10D and covers the gate 28 and exposed portions of the structure 10D. Via holes are opened in the interlayer dielectric layer 33, and ohmic contacts are formed to the p-type emitter regions 22 and the n-type connector regions 24. An Al-based conductive material, such as Al and/or AlSi, may be deposited as the p-type ohmic metal emitter contacts 37, and a Ni-based conductive layer such as Ni and/or Ni/Si may be deposited as the n-type ohmic metal contacts 35. All contacts may be sintered in Rapid Thermal Annealer. As shown in FIG. 1, a metal overlayer 39, such as a thick Ti/Au layer, may be deposited on the interlayer dielectric layer to electrically connect the p-type emitter regions 22 and the n-type connector regions 24. An n-type collector contact 32 is formed as a backside contact on the device 10.

A planar IGBT as described above and having an active area of 0.4 mm2 was fabricated and characterized for on-state and blocking characteristics with negative potentials on the gate and collector. The on-state characteristics at room temperature of a 0.4 mm2 IGBT are shown in FIG. 4 with a maximum gate bias of about −20 V. The knee voltage is about −3 V, which indicates good ohmic contacts on the emitter and collector. The differential on-resistance is 88 mΩ×cm2 which is the lowest value for high voltage IGBTs. Setting the power dissipation for such devices at 300 W/cm2, the collector current density is approximately 50 A/cm2. At this current density level, the collector voltage drop is about −8.65 V, which corresponds to a specific on-resistance of about 173 mΩ×cm2.

In the on-state, an IGBT according to embodiments of the invention may exhibit a positive temperature coefficient. FIG. 5 shows the I-V characteristics at 200° C. for the same device. The knee voltage stays relatively constant at −3 V. The differential on-resistance further reduces to about 25 mΩ×cm2 at a gate bias of −20 V. At the collector current density of 50 A/cm2, the collector voltage drop reduces to about −5.30 V, which corresponds to a specific on-resistance of about 106 mΩ×cm2. The on-resistance reduction at high temperature may indicate that carrier lifetimes in SiC materials currently used are the dominant factor relating to IGBT on-state current conduction capability. Compared to a 10 kV-class SiC DMOSFET, an IGBT according to some embodiments of the invention still exhibits a higher voltage drop at room temperature, possibly due to insufficient resistivity modulation. However, the voltage drop becomes less than the value for the DMOSFET at high temperatures.

FIG. 6 shows the voltage blocking characteristics of the same device at room temperature. In particular, an IGBT device as described above was tested with the gate electrode grounded with the emitter and immersed in Fluorinert to prevent arcing in air. As shown in FIG. 6, a 9 kV blocking voltage with a leakage current density of less than about 0.1 mA/cm2 has been achieved at gate bias of 0 V. The breakdown occurs in the device termination periphery, which may indicate that there is room to approach the blocking voltage determined by the drift layer thickness with a better edge termination design.

Hole mobility and MOS threshold voltage measurements for a lateral 4 H-SiC p-MOSFET fabricated in conjunction with the IGBT show that the MOSFET device has a peak channel mobility of about 6.5 cm2/V-s and a threshold voltage of about −7.5 V at room temperature. The channel mobility reaches a maximum value of about 8.2 cm2/V−s at 100° C., while the threshold voltage decreases with temperature.

Switching tests were performed on IGBT devices according to embodiments of the invention. A clamped Inductive Switching Test Circuit topology as shown in FIG. 7 was used for the switching tests. The IGBT device 10 tested in the switching tests had an active area of 4 mm2 to achieve a high conduction current, but otherwise the test device had a similar design as that described above. In this test circuit, the IGBT 10 is coupled to a 1.1 mH inductive load L1 that is clamped by a freewheeling diode D1. The diode D1 includes two CREE® CSD10120 SiC Schottky diodes in series with zero reverse recovery. One CSD10120 diode is rated for 1200 V and 10 A, so two in series may provide 2400 V of blocking capability. The capacitor C1 has a capacitance of 2 μF and is capable of handling voltages up to 4 kV. A negative pulse from 0 to −20 V from the voltage source Vin was used to turn-on the IGBT. The supply voltage Vss is −500 V.

FIG. 8 shows the switching waveforms at 25° C. with a collector voltage of −500 V. In FIG. 8, the horizontal axis measures time at 500 nsec/div, while the vertical axis measures volts at 200 V/div and current at 1 A/div. The fall time tfall is defined as the time to take the collector current to fall from 90% to 5% of its 2 A peak at turn-off. The rise time trise is the time it takes for the collector current to rise from 5% to 90% of the 2 A current peak at turn-on. The turn-on delay time is the time between the −20 gate bias being applied and the collector current rising to the 2 A peak. The turn-off delay time is the time between the removal of the gate bias and fall of the collector current towards zero.

Table 1 shows the switching times for varying temperatures. The total switching time is about 350 ns at room temperature and increases to about 460 ns at 200° C. The IGBT features a fast switching capability, which can be operated at high frequency for a wide temperature range. The turn-off delay time may be the dominant portion of the total switching time, which is primarily determined by the input capacitors.

TABLE 1
Switching Times
Temp. tfall trise tdelay(on) tdelay(off) ttotal
(C.) (ns) (ns) (ns) (ns) (ns)
25 64 14 40 220 338
50 81 16 20 220 337
100 51 10 18 220 299
150 75 14 18 320 427
200 77 7 36 340 460

SiC IGBTs according to some embodiments of the invention may be suitable for high power and/or high temperature applications. Some embodiments of the invention provide high voltage planar IGBTs on n-type 4 H-SiC substrates. In some embodiments, a differential on-resistance of about 88 mΩ×cm2 at a gate bias of about −20 V is achieved at 25° C., and decreases to about 24.8 mΩ×cm2 at 200° C. A device according to embodiments of the invention may exhibit a blocking voltage of about 9 kV with a leakage current density of about 0.1 mA/cm2 or less. A hole channel mobility of about 6.5 cm2/V−s is achieved at room temperature with a threshold voltage of −6.5 V, resulting in enhanced conduction capability. Inductive switching tests show that IGBTs according to some embodiments of the invention may exhibit fast switching capability at both room temperature and at elevated temperatures.

IGBT devices according to some embodiments of the invention may exhibit a low on-state resistance. In particular, a high channel mobility may be achieved by using one or more of buried channel implantation/regrowth, thermal oxidation, high temperature implant activation and/or graphite encapsulation during implant activation. Some embodiments of the invention may provide an optimized cell design with a better trade-off between high channel density and low JFET resistance. Furthermore, some embodiments of the invention may provide a field stopper layer that is configured to enhance the carrier injection efficiency while maintaining a desired blocking capability. High channel mobility may be obtained through epitaxial channel regrowth and/or activation of threshold adjustment/buried channel implants using a high temperature anneal and/or graphite encapsulation. High majority carrier injection from the P-type emitter may be obtained through P-type epitaxial growth to obtain a high hole carrier concentration. Furthermore, some embodiments of the invention may provide reduced ohmic contact resistance on n-and p-type materials.

In the drawings and specification, there have been disclosed typical embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US343918928 Dec 196515 Apr 1969Teletype CorpGated switching circuit comprising parallel combination of latching and shunt switches series-connected with input-output control means
US36290116 Sep 196821 Dec 1971Matsushita Electric Ind Co LtdMethod for diffusing an impurity substance into silicon carbide
US39240242 Apr 19732 Dec 1975Ncr CoProcess for fabricating MNOS non-volatile memories
US416092015 Jul 197710 Jul 1979Bicosa Societe De RecherchesBistable element and a switch circuit comprising such a bistable element
US42426906 Jun 197830 Dec 1980General Electric CompanyHigh breakdown voltage semiconductor device
US446617227 Jul 198121 Aug 1984American Microsystems, Inc.Method for fabricating MOS device with self-aligned contacts
US458154214 Nov 19838 Apr 1986General Electric CompanyDriver circuits for emitter switch gate turn-off SCR devices
US464463730 Dec 198324 Feb 1987General Electric CompanyMethod of making an insulated-gate semiconductor device with improved shorting region
US481106511 Jun 19877 Mar 1989Siliconix IncorporatedPower DMOS transistor with high speed body diode
US487508326 Oct 198717 Oct 1989North Carolina State UniversityMetal-insulator-semiconductor capacitor formed on silicon carbide
US492777230 May 198922 May 1990General Electric CompanyMethod of making high breakdown voltage semiconductor device
US494539426 Oct 198731 Jul 1990North Carolina State UniversityBipolar junction transistor on silicon carbide
US494654713 Oct 19897 Aug 1990Cree Research, Inc.Method of preparing silicon carbide surfaces for crystal growth
US501154916 Oct 198930 Apr 1991North Carolina State UniversityHomoepitaxial growth of Alpha-SiC thin films and semiconductor devices fabricated thereon
US502897716 Jun 19892 Jul 1991Massachusetts Institute Of TechnologyMerged bipolar and insulated gate transistors
US503288823 Jul 199016 Jul 1991Fuji Electric Co., Ltd.Conductivity modulation buried gate trench type MOSFET
US511125328 Aug 19905 May 1992General Electric CompanyMulticellular FET having a Schottky diode merged therewith
US51552891 Jul 199113 Oct 1992General AtomicsHigh-voltage solid-state switching devices
US517023124 May 19918 Dec 1992Sharp Kabushiki KaishaSilicon carbide field-effect transistor with improved breakdown voltage and low leakage current
US517045530 Oct 19918 Dec 1992At&T Bell LaboratoriesOptical connective device
US51841995 Jun 19902 Feb 1993Sharp Kabushiki KaishaSilicon carbide semiconductor device
US519298717 May 19919 Mar 1993Apa Optics, Inc.High electron mobility transistor with GaN/Alx Ga1-x N heterojunctions
US52000223 Oct 19906 Apr 1993Cree Research, Inc.Method of improving mechanically prepared substrate surfaces of alpha silicon carbide for deposition of beta silicon carbide thereon and resulting product
US52100515 Jun 199111 May 1993Cree Research, Inc.High efficiency light emitting diodes from bipolar gallium nitride
US527055414 Jun 199114 Dec 1993Cree Research, Inc.High power high frequency metal-semiconductor field-effect transistor formed in silicon carbide
US529250126 Apr 19938 Mar 1994Degenhardt Charles RUse of a carboxy-substituted polymer to inhibit plaque formation without tooth staining
US52963953 Mar 199322 Mar 1994Apa Optics, Inc.Method of making a high electron mobility transistor
US53488952 Jun 199320 Sep 1994Texas Instruments IncorporatedLDMOS transistor with self-aligned source/backgate and photo-aligned gate
US537138314 May 19936 Dec 1994Kobe Steel Usa Inc.Highly oriented diamond film field-effect transistor
US538427010 Nov 199324 Jan 1995Fuji Electric Co., Ltd.Method of producing silicon carbide MOSFET
US538585524 Feb 199431 Jan 1995General Electric CompanyFabrication of silicon carbide integrated circuits
US539399313 Dec 199328 Feb 1995Cree Research, Inc.Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices
US53939999 Jun 199428 Feb 1995Texas Instruments IncorporatedSiC power MOSFET device structure
US539608528 Dec 19937 Mar 1995North Carolina State UniversitySilicon carbide switching device with rectifying-gate
US54591075 Jun 199217 Oct 1995Cree Research, Inc.Method of obtaining high quality silicon dioxide passivation on silicon carbide and resulting passivated structures
US546865422 Jul 199121 Nov 1995Mitsubishi Denki Kabushiki KaishaMethod of manufacturing an insulated gate bipolar transistor
US547931624 Aug 199326 Dec 1995Analog Devices, Inc.Integrated circuit metal-oxide-metal capacitor and method of making same
US548823626 May 199430 Jan 1996North Carolina State UniversityLatch-up resistant bipolar transistor with trench IGFET and buried collector
US550642124 Nov 19929 Apr 1996Cree Research, Inc.Power MOSFET in silicon carbide
US551028120 Mar 199523 Apr 1996General Electric CompanyMethod of fabricating a self-aligned DMOS transistor device using SiC and spacers
US551063018 Oct 199323 Apr 1996Westinghouse Electric CorporationNon-volatile random access memory cell constructed of silicon carbide
US552358920 Sep 19944 Jun 1996Cree Research, Inc.Vertical geometry light emitting diode with group III nitride active layer and extended lifetime
US55392179 Aug 199323 Jul 1996Cree Research, Inc.Silicon carbide thyristor
US554590518 Apr 199413 Aug 1996Toyo Denki Seizo Kabushiki KaishaStatic induction semiconductor device with a static induction schottky shorted structure
US558787022 Jun 199424 Dec 1996Research Foundation Of State University Of New YorkNanocrystalline layer thin film capacitors
US56295319 Dec 199413 May 1997Cree Research, Inc.Method of obtaining high quality silicon dioxide passivation on silicon carbide and resulting passivated structures
US571005924 Apr 199620 Jan 1998Abb Research Ltd.Method for producing a semiconductor device having a semiconductor layer of SiC by implanting
US57264637 Aug 199210 Mar 1998General Electric CompanySilicon carbide MOSFET having self-aligned gate structure
US572646919 Jul 199510 Mar 1998University Of Elec. Sci. & Tech. Of ChinaSurface voltage sustaining structure for semiconductor devices
US57341805 Jun 199631 Mar 1998Texas Instruments IncorporatedHigh-performance high-voltage device structures
US57395641 Jun 199514 Apr 1998Motorola, Inc.Semiconductor device having a static-random-access memory cell
US57639059 Jul 19969 Jun 1998Abb Research Ltd.Semiconductor device having a passivation layer
US577683719 Nov 19967 Jul 1998Cree Research, Inc.Method of obtaining high quality silicon dioxide passivation on silicon carbide and resulting passivated structures
US58044836 Aug 19968 Sep 1998Abb Research Ltd.Method for producing a channel region layer in a sic-layer for a voltage controlled semiconductor device
US581485915 Nov 199529 Sep 1998General Electric CompanySelf-aligned transistor device including a patterned refracting dielectric layer
US583128829 Sep 19973 Nov 1998Cree Research, Inc.Silicon carbide metal-insulator semiconductor field effect transistor
US583757210 Jan 199717 Nov 1998Advanced Micro Devices, Inc.CMOS integrated circuit formed by using removable spacers to produce asymmetrical NMOS junctions before asymmetrical PMOS junctions for optimizing thermal diffusivity of dopants implanted therein
US58519088 May 199522 Dec 1998Abb Research Ltd.Method for introduction of an impurity dopant in SiC, a semiconductor device formed by the method and a use of highly doped amorphous layer as a source for dopant diffusion into SiC
US587704130 Jun 19972 Mar 1999Harris CorporationSelf-aligned power field effect transistor in silicon carbide
US587704510 Apr 19962 Mar 1999Lsi Logic CorporationMethod of forming a planar surface during multi-layer interconnect formation by a laser-assisted dielectric deposition
US58858702 Jul 199723 Mar 1999Motorola, Inc.Method for forming a semiconductor device having a nitrided oxide dielectric layer
US591450020 Mar 199722 Jun 1999Abb Research Ltd.Junction termination for SiC Schottky diode
US591720331 Mar 199729 Jun 1999Motorola, Inc.Lateral gate vertical drift region transistor
US59397635 Sep 199617 Aug 1999Advanced Micro Devices, Inc.Ultrathin oxynitride structure and process for VLSI applications
US596028922 Jun 199828 Sep 1999Motorola, Inc.Method for making a dual-thickness gate oxide layer using a nitride/oxide composite region
US596937810 Jul 199719 Oct 1999Cree Research, Inc.Latch-up free power UMOS-bipolar transistor
US5972801 *8 Nov 199526 Oct 1999Cree Research, Inc.Process for reducing defects in oxide layers on silicon carbide
US597693615 Jul 19972 Nov 1999Denso CorporationSilicon carbide semiconductor device
US597760520 Oct 19972 Nov 1999Asea Brown Boveri AbSiC Semiconductor device comprising a pn Junction with a voltage absorbing edge
US602060026 Sep 19971 Feb 2000Nippondenso Co., Ltd.Silicon carbide semiconductor device with trench
US602523320 May 199915 Feb 2000Ngk Insulators, Ltd.Method of manufacturing a semiconductor device
US602560818 Nov 199715 Feb 2000Abb Research Ltd.Semiconductor device of SiC with insulating layer and a refractory metal nitride layer
US60280124 Dec 199622 Feb 2000Yale UniversityProcess for forming a gate-quality insulating layer on a silicon carbide substrate
US604023723 Oct 199721 Mar 2000Abb Research Ltd.Fabrication of a SiC semiconductor device comprising a pn junction with a voltage absorbing edge
US604876614 Oct 199811 Apr 2000Advanced Micro DevicesFlash memory device having high permittivity stacked dielectric and fabrication thereof
US605435220 Feb 199825 Apr 2000Fuji Electric Co., Ltd.Method of manufacturing a silicon carbide vertical MOSFET
US60547283 Apr 199825 Apr 2000Fuji Electric Co., Ltd.Insulated gate thyristor
US606369830 Jun 199716 May 2000Motorola, Inc.Method for manufacturing a high dielectric constant gate oxide for use in semiconductor integrated circuits
US60838143 Sep 19984 Jul 2000Abb Research Ltd.Method for producing a pn-junction for a semiconductor device of SiC
US609660717 Aug 19981 Aug 2000Fuji Electric Co., Ltd.Method for manufacturing silicon carbide semiconductor device
US61001698 Jun 19988 Aug 2000Cree, Inc.Methods of fabricating silicon carbide power devices by controlled annealing
US610404320 Feb 199715 Aug 2000Abb Research Ltd.Schottky diode of SiC and a method for production thereof
US61071428 Jun 199822 Aug 2000Cree Research, Inc.Self-aligned methods of fabricating silicon carbide power devices by implantation and lateral diffusion
US61177355 Jan 199912 Sep 2000Fuji Electric Co., Ltd.Silicon carbide vertical FET and method for manufacturing the same
US612163321 May 199819 Sep 2000Cree Research, Inc.Latch-up free power MOS-bipolar transistor
US613358713 Feb 199817 Oct 2000Denso CorporationSilicon carbide semiconductor device and process for manufacturing same
US613672718 Dec 199824 Oct 2000Fuji Eletric Co., Ltd.Method for forming thermal oxide film of silicon carbide semiconductor device
US61367285 Jan 199624 Oct 2000Yale UniversityWater vapor annealing process
US61658224 Jan 199926 Dec 2000Denso CorporationSilicon carbide semiconductor device and method of manufacturing the same
US61809587 Feb 199730 Jan 2001James Albert Cooper, Jr.Structure for increasing the maximum voltage of silicon carbide power transistors
US619097318 Dec 199820 Feb 2001Zilog Inc.Method of fabricating a high quality thin oxide
US620413531 Jan 200020 Mar 2001Siced Electronics Development Gmbh & Co KgMethod for patterning semiconductors with high precision, good homogeneity and reproducibility
US620420314 Oct 199820 Mar 2001Applied Materials, Inc.Post deposition treatment of dielectric films for interface control
US62110359 Sep 19993 Apr 2001Texas Instruments IncorporatedIntegrated circuit and method
US621825422 Sep 199917 Apr 2001Cree Research, Inc.Method of fabricating a self-aligned bipolar junction transistor in silicon carbide and resulting devices
US621868018 May 199917 Apr 2001Cree, Inc.Semi-insulating silicon carbide without vanadium domination
US622170028 Jul 199924 Apr 2001Denso CorporationMethod of manufacturing silicon carbide semiconductor device with high activation rate of impurities
US622872018 Feb 20008 May 2001Matsushita Electric Industrial Co., Ltd.Method for making insulated-gate semiconductor element
US623896712 Apr 199929 May 2001Motorola, Inc.Method of forming embedded DRAM structure
US623946328 Aug 199729 May 2001Siliconix IncorporatedLow resistance power MOSFET or other device containing silicon-germanium layer
US62394664 Dec 199829 May 2001General Electric CompanyInsulated gate bipolar transistor for zero-voltage switching
US624607628 Aug 199812 Jun 2001Cree, Inc.Layered dielectric on silicon carbide semiconductor structures
US629710029 Sep 19992 Oct 2001Denso CorporationMethod of manufacturing silicon carbide semiconductor device using active and inactive ion species
US62971726 Jun 20002 Oct 2001Sony CorporationMethod of forming oxide film
US630341012 Apr 200016 Oct 2001North Carolina State UniversityMethods of forming power semiconductor devices having T-shaped gate electrodes
US630350816 Dec 199916 Oct 2001Philips Electronics North America CorporationSuperior silicon carbide integrated circuits and method of fabricating
US631679122 Feb 200013 Nov 2001Siced Electronics Development Gmbh & Co. KgSemiconductor structure having a predetermined alpha-silicon carbide region, and use of this semiconductor structure
US631679312 Jun 199813 Nov 2001Cree, Inc.Nitride based transistors on semi-insulating silicon carbide substrates
US632967519 Feb 200111 Dec 2001Cree, Inc.Self-aligned bipolar junction silicon carbide transistors
US634466315 Apr 19965 Feb 2002Cree, Inc.Silicon carbide CMOS devices
US636593226 Jul 20002 Apr 2002Denso CorporationPower MOS transistor
US638827110 Mar 200014 May 2002Siemens AktiengesellschaftSemiconductor component
US639999620 Jul 20004 Jun 2002Apd Semiconductor, Inc.Schottky diode having increased active surface area and method of fabrication
US642022513 Mar 200116 Jul 2002Apd Semiconductor, Inc.Method of fabricating power rectifier device
US642904113 Jul 20006 Aug 2002Cree, Inc.Methods of fabricating silicon carbide inversion channel devices without the need to utilize P-type implantation
US64481606 Apr 200010 Sep 2002Apd Semiconductor, Inc.Method of fabricating power rectifier device to vary operating parameters and resulting device
US645589215 Sep 200024 Sep 2002Denso CorporationSilicon carbide semiconductor device and method for manufacturing the same
US647588911 Apr 20005 Nov 2002Cree, Inc.Method of forming vias in silicon carbide and resulting devices and circuits
US65153036 Nov 20014 Feb 2003Cree, Inc.Method of forming vias in silicon carbide and resulting devices and circuits
US652490025 Jul 200125 Feb 2003Abb Research, LtdMethod concerning a junction barrier Schottky diode, such a diode and use thereof
US654833312 Jul 200115 Apr 2003Cree, Inc.Aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment
US655186528 Mar 200222 Apr 2003Denso CorporationSilicon carbide semiconductor device and method of fabricating the same
US6573534 *10 Mar 19993 Jun 2003Denso CorporationSilicon carbide semiconductor device
US65936206 Oct 200015 Jul 2003General Semiconductor, Inc.Trench DMOS transistor with embedded trench schottky rectifier
US661036612 Apr 200126 Aug 2003Cree, Inc.Method of N2O annealing an oxide layer on a silicon carbide layer
US66275399 Sep 199830 Sep 2003Newport Fab, LlcMethod of forming dual-damascene interconnect structures employing low-k dielectric materials
US66494978 Nov 200118 Nov 2003Cree, Inc.Method of forming vias in silicon carbide and resulting devices and circuits
US66536597 Jun 200225 Nov 2003Cree, Inc.Silicon carbide inversion channel mosfets
US669670512 Sep 200024 Feb 2004Eupec Europaeische Gesellschaft Fuer Leistungshalbleiter Mbh & Co. KgPower semiconductor component having a mesa edge termination
US67036428 Feb 20009 Mar 2004The United States Of America As Represented By The Secretary Of The ArmySilicon carbide (SiC) gate turn-off (GTO) thyristor structure for higher turn-off gain and larger voltage blocking when in the off-state
US67437039 Sep 20021 Jun 2004Apd Semiconductor, Inc.Power diode having improved on resistance and breakdown voltage
US67678431 Oct 200127 Jul 2004Cree, Inc.Method of N2O growth of an oxide layer on a silicon carbide layer
US686172319 Dec 20031 Mar 2005Infineon Technologies AgSchottky diode having overcurrent protection and low reverse current
US693685022 Mar 200230 Aug 2005Siced Electronics Development Gmbh & Co. KgSemiconductor device made from silicon carbide with a Schottky contact and an ohmic contact made from a nickel-aluminum material
US694673910 Apr 200320 Sep 2005Cree, Inc.Layered semiconductor devices with conductive vias
US695623824 Jul 200118 Oct 2005Cree, Inc.Silicon carbide power metal-oxide semiconductor field effect transistors having a shorting channel and methods of fabricating silicon carbide metal-oxide semiconductor field effect transistors having a shorting channel
US697986324 Apr 200327 Dec 2005Cree, Inc.Silicon carbide MOSFETs with integrated antiparallel junction barrier Schottky free wheeling diodes and methods of fabricating the same
US70266509 Dec 200311 Apr 2006Cree, Inc.Multiple floating guard ring edge termination for silicon carbide devices
US707464324 Apr 200311 Jul 2006Cree, Inc.Silicon carbide power devices with self-aligned source and well regions and methods of fabricating same
US711897022 Jun 200410 Oct 2006Cree, Inc.Methods of fabricating silicon carbide devices with hybrid well regions
US712578625 Feb 200524 Oct 2006Cree, Inc.Method of forming vias in silicon carbide and resulting devices and circuits
US722101030 Oct 200322 May 2007Cree, Inc.Vertical JFET limited silicon carbide power metal-oxide semiconductor field effect transistors
US72530312 Nov 20047 Aug 2007Mitsubishi Denki Kabushiki KaishaSemiconductor device and manufacturing method thereof
US727911527 Mar 20069 Oct 2007Cree, Inc.Method to reduce stacking fault nucleation sites and reduce Vf drift in bipolar devices
US730436326 Nov 20044 Dec 2007United States Of America As Represented By The Secretary Of The ArmyInteracting current spreader and junction extender to increase the voltage blocked in the off state of a high power semiconductor device
US736536319 Apr 200529 Apr 2008Denso CorporationSilicon carbide semiconductor device and method for manufacturing the same
US738199211 Jul 20063 Jun 2008Cree, Inc.Silicon carbide power devices with self-aligned source and well regions
US752804024 May 20055 May 2009Cree, Inc.Methods of fabricating silicon carbide devices having smooth channels
US754496329 Apr 20059 Jun 2009Cree, Inc.Binary group III-nitride based high electron mobility transistors
US754811221 Jul 200516 Jun 2009Cree, Inc.Switch mode power amplifier using MIS-HEMT with field plate extension
US764921326 Sep 200519 Jan 2010Kabushiki Kaisha ToshibaSemiconductor device
US768782518 Sep 200730 Mar 2010Cree, Inc.Insulated gate bipolar conduction transistors (IBCTS) and related methods of fabrication
US77284021 Aug 20061 Jun 2010Cree, Inc.Semiconductor devices including schottky diodes with controlled breakdown
US2001001172919 Feb 20019 Aug 2001Ranbir SinghSelf-aligned bipolar junction silicon carbide transistors
US200100558523 Apr 200127 Dec 2001Moise Theodore S.Integrated circuit and method
US2002003019111 Jun 200114 Mar 2002Das Mrinal KantiHigh voltage, high temperature capacitor structures and methods of fabricating same
US2002003889124 Jul 20014 Apr 2002Sei-Hyung RyuSilicon carbide power metal-oxide semiconductor field effect transistors having a shorting channel and methods of fabricating silicon carbide metal-oxide semiconductor field effect transistors having a shorting channel
US2002004712514 Nov 200125 Apr 2002Nat ' L Inst. Of Advanced Industrial And TechnologySiC semicoductor device
US200200722471 Oct 200113 Jun 2002Lipkin Lori A.Method of N2O growth of an oxide layer on a silicon carbide layer
US2002010235826 Oct 20011 Aug 2002Das Mrinal KantiMethod of fabricating an oxide layer on a silicon carbide layer utilizing an anneal in a hydrogen environment
US2002012164122 Jan 20025 Sep 2002Philips Electronics North America CorporationPassivated silicon carbide devices with low leakage current and method of fabricating
US2002012548222 Mar 200212 Sep 2002Peter FriedrichsSemiconductor device made from silicon carbide with a schottky contact and an ohmic contact made from a nickel-aluminum material and process for producing the semiconductor device
US2002012554114 May 200212 Sep 2002Jacek KorecMethod of fabricating trench junction barrier rectifier
US2003002517526 Jul 20026 Feb 2003Sanyo Electric Company, Ltd.Schottky barrier diode
US200301070412 Dec 200212 Jun 2003Nissan Motor Co., Ltd.Silicon carbide semiconductor device and its manufacturing method
US2003013701027 Jan 200324 Jul 2003Peter FriedrichsSemiconductor construction with buried island region and contact region
US2003017867224 Mar 200325 Sep 2003Tetsuo HatakeyamaHigh-breakdown-voltage semiconductor device
US2003020145510 Jun 200330 Oct 2003Mitsubishi Denki Kabushiki KaishaSemiconductor device and manufacturing method thereof
US200400169292 Sep 200229 Jan 2004Osamu NakatsukaElectrode for p-type sic
US2004008211624 Oct 200229 Apr 2004Kub Francis J.Vertical conducting power semiconductor devices implemented by deep etch
US200401830796 Feb 200423 Sep 2004Nissan Motor Co., Ltd.Semiconductor device and manufacturing method thereof
US2004021198024 Apr 200328 Oct 2004Sei-Hyung RyuSilicon carbide power devices with self-aligned source and well regions and methods of fabricating same
US2004021201124 Apr 200328 Oct 2004Sei-Hyung RyuSilicon carbide mosfets with integrated antiparallel junction barrier schottky free wheeling diodes and methods of fabricating the same
US2004025665923 Mar 200423 Dec 2004Kim Soo-SeongMOS-gated transistor with improved UIS capability
US2004025933922 Jul 200423 Dec 2004Yoshikazu TanabeProcess for producing semiconductor integrated circuit device and semiconductor integrated circuit device
US2005001214322 Jun 200420 Jan 2005Hideaki TanakaSemiconductor device and method of manufacturing the same
US2005010407211 Aug 200419 May 2005Slater David B.Jr.Localized annealing of metal-silicon carbide ohmic contacts and devices so formed
US2005013993630 Dec 200330 Jun 2005Hong-Jyh LiTransistor with silicon and carbon layer in the channel region
US2005015113812 Nov 200414 Jul 2005Slater David B.Jr.Methods of processing semiconductor wafer backsides having light emitting devices (LEDS) thereon and leds so formed
US2005018153625 Jan 200518 Aug 2005Fuji Electric Holdings Co., Ltd.Method of manufacturing silicon carbide semiconductor device
US2005023068619 Apr 200520 Oct 2005Denso CorporationSilicon carbide semiconductor device and method for manufacturing the same
US2005027505528 May 200415 Dec 2005Vijay ParthasarathySchottky device
US2006001112814 Jul 200519 Jan 2006Norstel AbHomoepitaxial growth of SiC on low off-axis SiC wafers
US2006006088427 May 200523 Mar 2006Takasumi OhyanagiSemiconductor devices
US2006008699727 Sep 200527 Apr 2006Mitsubishi Denki Kabushiki KaishaSchottky barrier diode
US2006021121029 Aug 200521 Sep 2006Rensselaer Polytechnic InstituteMaterial for selective deposition and etching
US2006024401029 Apr 20052 Nov 2006Saxler Adam WAluminum free group III-nitride based high electron mobility transistors and methods of fabricating same
US2006025542311 May 200516 Nov 2006Sei-Hyung RyuSilicon carbide junction barrier schottky diodes with supressed minority carrier injection
US2006026134718 May 200523 Nov 2006Sei-Hyung RyuHigh voltage silicon carbide MOS-bipolar devices having bi-directional blocking capabilities and methods of fabricating the same
US2006026187627 Apr 200623 Nov 2006Cree, Inc.Optically triggered wide bandgap bipolar power switching devices and circuits
US2006026702127 May 200530 Nov 2006General Electric CompanyPower devices and methods of manufacture
US20060270103 *24 May 200530 Nov 2006Das Mrinal KMethods of fabricating silicon carbide devices having smooth channels
US2007006603914 Sep 200622 Mar 2007Cree, Inc.Methods of processing semiconductor wafers having silicon carbide power devices thereon
US200701201484 Aug 200631 May 2007Masanobu NogomeHetero-junction bipolar transistor
US2007016432117 Jan 200619 Jul 2007Cree, Inc.Methods of fabricating transistors including supported gate electrodes and related devices
US2007024142715 Mar 200718 Oct 2007Kazuhiro MochizukiMesa-type bipolar transistor
US2008000115826 Apr 20073 Jan 2008Cree, Inc.Silicon carbide switching devices including p-type channels and methods of forming the same
US200800068481 Jun 200610 Jan 2008Li-Shu ChenSemiconductor structure for use in a static induction transistor having improved gate-to-drain breakdown voltage
US200800298381 Aug 20067 Feb 2008Cree, Inc.Semiconductor devices including Schottky diodes with controlled breakdown and methods of fabricating same
US2008010594918 Jun 20078 May 2008Cree, Inc.High power insulated gate bipolar transistors
US200801913049 Feb 200714 Aug 2008Cree, Inc.Schottky Diode Structure with Silicon Mesa and Junction Barrier Schottky Wells
US2008023078719 Mar 200825 Sep 2008Denso CorporationSilicon carbide semiconductor device, and method of manufacturing the same
US2008025179326 Jun 200816 Oct 2008Semisouth Laboratories, Inc.Junction barrier schottky rectifiers having epitaxially grown p+-n junctions and methods of making
US2008027766931 Mar 200813 Nov 2008Denso CorporationSiC semiconductor having junction barrier Schottky device
US2008029677131 May 20074 Dec 2008Cree, Inc.Methods of fabricating silicon carbide power devices by at least partially removing an n-type silicon carbide substrate, and silicon carbide power devices so fabricated
US200901213199 Sep 200814 May 2009Qingchun ZhangPower semiconductor devices with mesa structures and buffer layers including mesa steps
US2009021230126 Feb 200827 Aug 2009Cree, Inc.Double Guard Ring Edge Termination for Silicon Carbide Devices and Methods of Fabricating Silicon Carbide Devices Incorporating Same
US2009028926221 May 200826 Nov 2009Cree, Inc.Junction barrier schottky diodes with current surge capability
US2010003268511 Aug 200811 Feb 2010Qingchun ZhangMesa termination structures for power semiconductor devices and methods of forming power semiconductor devices with mesa termination structures
US2010013354930 Jul 20093 Jun 2010Qingchun ZhangSemiconductor Devices with Current Shifting Regions and Related Methods
US2010013355020 Nov 20093 Jun 2010Qingchun ZhangStable power devices on low-angle off-cut silicon carbide crystals
US2010014062827 Feb 200710 Jun 2010Qingchun ZhangInsulated gate bipolar transistors including current suppressing layers
US2010024404727 Mar 200930 Sep 2010Cree, Inc.Methods of Forming Semiconductor Devices Including Epitaxial Layers and Related Structures
USRE348619 Oct 199014 Feb 1995North Carolina State UniversitySublimation of silicon carbide to produce large, device quality single crystals of silicon carbide
DE3942640A122 Dec 19892 Aug 1990Fuji Electric Co LtdMatrix-form MOS device structure - has ring channel layers in each cell and fourth zone symmetric to four cells
DE10036208A125 Jul 200014 Feb 2002Siced Elect Dev Gmbh & Co KgCurrent control semiconductor device has current within lateral channel region controlled via at least one depletion zone
DE19809554B45 Mar 19983 Apr 2008Denso Corp., KariyaSiliziumkarbidhalbleitervorrichtung
DE19832329A117 Jul 19984 Feb 1999Siemens AgSilicon carbide semiconductor structure manufacturing method
DE19900171B45 Jan 199912 Feb 2009Denso Corp., Kariya-shiSiliziumkarbid-Halbleiteranordnung und Verfahren zu deren Herstellung
EP0176778A230 Aug 19859 Apr 1986Siemens AktiengesellschaftMethod of producing a pu junction with a high disruptive breakdown voltage
EP0372412A11 Dec 198913 Jun 1990Fujitsu LimitedA method for fabricating a semiconductor film which is electrically isolated from substrate
EP0389863A113 Mar 19903 Oct 1990Siemens AktiengesellschaftProcess for manufacturing a high-voltage withstanding planar p-n junction
EP0637069A130 Jul 19931 Feb 1995Cree Research, Inc.Method of obtaining high quality silicon dioxide passivation on silicon carbide and resulting passivated structures
EP0735591A131 Mar 19952 Oct 1996Consorzio Per La Ricerca Sulla Microelettronica Nel MezzogiornoImproved DMOS device structure, and related manufacturing process
EP0837508A217 Oct 199722 Apr 1998Hitachi, Ltd.Semiconductor device and electric power conversion apparatus therewith
EP0865085A111 Mar 199716 Sep 1998SGS-THOMSON MICROELECTRONICS S.r.l.Insulated gate bipolar transistor with high dynamic ruggedness
EP1058317A225 May 20006 Dec 2000Intersil CorporationLow voltage dual-well MOS device
EP1361614A1 *24 Jan 200212 Nov 2003Japan Science and Technology CorporationSemiconductor device manufacturing method
EP1460681A218 Mar 200422 Sep 2004Matsushita Electric Industrial Co., Ltd.Silicon carbide semiconductor device and method for fabricating the same
EP1503425A228 Jul 20042 Feb 2005Nissan Motor Co., Ltd.Heterojunction semiconductor device and method of manufacturing the same
EP1693896A11 Dec 200423 Aug 2006The Kansai Electric Power Co., Inc.Silicon carbide semiconductor device and its manufacturing method
EP1806787A120 Dec 200611 Jul 2007Cree, Inc.Silicon carbide bipolar transistor and method of fabricating thereof
EP1845561A24 Apr 200717 Oct 2007Nissan Motor Co., Ltd.Semiconductor device including a heterojunction diode and manufacturing method thereof
EP2015364B120 May 20089 Sep 2015Denso CorporationSiC semiconductor device with BPSG insulation film and method for manufacturing the same
JP2000012846A Title not available
JP2000049167A Title not available
JP2000082812A Title not available
JP2000106371A Title not available
JP2000252461A Title not available
JP2000252478A Title not available
JP2001068428A Title not available
JP2002110985A Title not available
JP2002314099A Title not available
JP2003298052A Title not available
JP2003318409A Title not available
JP2004221263A Title not available
JP2005033030A Title not available
JP2005353771A Title not available
JP2006086549A Title not available
JPEP1361614A1 * Title not available
JPH0334466Y2 Title not available
JPH0529628A Title not available
JPH01117363U Title not available
JPH03157974A Title not available
JPH03225870A Title not available
JPH08264766A Title not available
JPH09205202A Title not available
JPH11191559A Title not available
JPH11238742A Title not available
JPH11261061A Title not available
JPH11266017A Title not available
JPH11274487A Title not available
JPS6482565A Title not available
JPS60240158A Title not available
WO1996003774A114 Jul 19958 Feb 1996Siemens AktiengesellschaftSemiconductor component with a high blocking capability edge termination
WO1997008754A330 Aug 199630 Oct 1997Asea Brown BoveriSiC semiconductor device comprising a pn junction with a voltage absorbing edge
WO1997017730A128 Oct 199615 May 1997Cree Research, Inc.Process for reducing defects in oxide layers on silicon carbide
WO1997039485A114 Apr 199723 Oct 1997Cree Research, Inc.Silicon carbide cmos and method of fabrication
WO1998002916A19 Jun 199722 Jan 1998Abb Research LimitedA METHOD FOR PRODUCING A CHANNEL REGION LAYER IN A SiC-LAYER FOR A VOLTAGE CONTROLLED SEMICONDUCTOR DEVICE
WO1998002924A227 Jun 199722 Jan 1998Abb Research Ltd.SiC SEMICONDUCTOR DEVICE COMPRISING A pn JUNCTION WITH A VOLTAGE ABSORBING EDGE
WO1998008259A125 Jun 199726 Feb 1998Abb Research Ltd.A BIPOLAR SEMICONDUCTOR DEVICE HAVING SEMICONDUCTOR LAYERS OF SiC AND A METHOD FOR PRODUCING A SEMICONDUCTOR DEVICE OF SiC
WO1998032178A121 Jan 199823 Jul 1998Abb Research Ltd.JUNCTION TERMINATION FOR SiC SCHOTTKY DIODE
WO1999063591A126 May 19999 Dec 1999Conexant Systems, Inc.Dual-damascene interconnect structures employing low-k dielectric materials
WO2000013236A327 Aug 199924 Aug 2000Cree Research IncLayered dielectric on silicon carbide semiconductor structures
WO2001078134A115 Mar 200118 Oct 2001Apd Semiconductor CorporationMethod of fabricating power rectifier device to vary operating parameters and resulting device
WO2004020706A122 Aug 200311 Mar 2004Okmetic OyjLightly doped silicon carbide wafer and use thereof in high power devices
WO2004079789A21 Mar 200416 Sep 2004Rensselaer Polytechnic InstituteInterstage isolation in darlington transistors
WO2005020308A112 Aug 20043 Mar 2005Cree, Inc.Localized annealing of metal-silicon carbide ohmic contacts and devices so formed
WO2006135031A29 Jun 200621 Dec 2006Honda Motor Co., Ltd.Bipolar semiconductor device and manufacturing method thereof
WO2007040710A111 Jul 200612 Apr 2007Cree, Inc.Silicon carbide bipolar junction transistors having epitaxial base regions and multilayer emitters and methods of fabricating the same
Non-Patent Citations
Reference
1"Insulated-gate bipolar transistor." Wikipedia, the Free Encyclopedia. Web. Jun. 21, 2010. http://en.wikipedia.org.
2A.K. Agarwal, J.B. Casady, L.B. Rowland, W.F. Valek, and C.D. Brandt, "1400 V 4H-SiC Power MOSFET's," Materials Science Forum vols. 264-268, pp. 989-992, 1998.
3A.K. Agarwal, J.B. Casady, L.B. Rowland, W.F. Valek, M.H. White, and C.D. Brandt, "1.1 kV 4H-SiC Power UMOSFET's," IEEE Electron Device Letters, vol. 18, No. 12, pp. 586-588, Dec. 1997.
4A.K. Agarwal, N.S. Saks, S.S. Mani, V.S. Hegde and P.A. Sanger, "Investigation of Lateral RESURF, 6H-SiC MOSFETs," Materials Science Forum, vols. 338-342, pp. 1307-1310, 2000.
5A.K. Agarwal, S. Seshadri, and L.B. Rowland, "Temperature Dependence of Fowler-Nordheim Current in 6H-and 4H-SiC MOS Capacitors," IEEE Electron Device Letters, vol. 18, No. 12, Dec. 1997, pp. 592-594.
6A.V. Suvorov, L.A. Lipkin, G.M. Johnson, R. Singh and J.W. Palmour, "4H-SiC Self-Aligned Implant-Diffused Structure for Power DMOSFETs," Materials Science Forum vols. 338-342, pp. 1275-1278, 2000.
7Agarwal et al. "A Critical Look at the Performance Advantages and Limitations of 4H-SiC Power UMOSFET Structures," 1996 IEEE ISPSD and IC's Proc., May 20-23, 1996, pp. 119-122.
8Asano et al., "Dynamic Characteristics of 6.2kV High Voltage 4H-SiC pn Diode with Low Loss", Transactions of the Institute of Electrical Engineers of Japan, Part D Inst. Electr. Eng. Japan, vol. 123D, No. 5, May 2003, pp. 623-627, XP8124184.
9Ayalew, T, "Dissertation of Tesfaye Ayalew", Section 4.4.3.1 MPS Diode Structure, SiC Semiconductor Devices Technology, Modeling, and Simulation, 2006.
10Baliga "Insulated Gate Biopolar Transistor" Power Semiconductor Devices. PWS Publishing Company, Boston, MA. 426-502 (1996).
11Baliga "Power MOSFET" Power Semiconductor Devices. PWS Publishing Company, Boston, MA 335-425 (1996).
12Baliga, Power Semiconductor Devices, Chapter 7, PWS Publishing, 1996.
13Bhatnagar et al. "Comparison of 6H-SiC, 3C-SiC, and Si for Power Devices," IEEE Transactions on Electron Devices, vol. 40, No. 3, Mar. 1993, pp. 645-655.
14Buchner et al., "Laser Recrystallization of Polysilicon for Improved Device Quality", Springer Proceedings in Physics, vol. 35, Polycrystalline Semiconductors, pp. 289-294.
15Capano, M.A., et al., Ionization Energies and Electron Mobilities in Phosphorus--and Nitrogen-Implanted 4H-Silicon Carbide, IEEE ICSCRM Conference 1999, Research Triangle Park, North Carolina (Oct. 10-13, 1999).
16Chakraborty et al. "Interface Properties of N2O-annealed SiO2/SiC system," Proceedings IEEE Hong Kong Electron Devices Meeting. Jun. 24, 2000, pp. 108-111.
17Chang et al. "Observation of a Non-stoichiometric Layer at the Silicon Dioxide--Silicon Carbide Interface: Effect of Oxidation Temperature and Post-Oxidation Processing Conditions," Mat. Res. Soc. Symp. Proc. vol. 640, 2001.
18Chen et al. "Theoretical Analysis of Current Crowding Effect in Metal/AlGaN/GaN Schottky Diodes and Its Reduction by Using Polysilicon in Anode," Chin. Phys. Lett., vol. 24, No. 7 (2007) pp. 2112-2114.
19Chinese Office Action dated Jan. 22, 2010, corresponding to Chinese Patent Application No. 200780029460.5, 7 pages.
20Cho et al. "Improvement of charge trapping by hydrogen post-oxidation annealing in gate oxide of 4H-SiC methel-oxide-semiconductor capacitors," Applied Physics Letters. vol. 77, No. 8, pp. 1215-1217 (Aug. 21, 2000).
21Chung et al. "Effects of anneals in ammonia on the interface trap density near athe band edges in 4H-silicon carbide metal-oxide-semiconductor capacitors," Applied Physics Letters. vol. 77, Nov. 27, 2000, pp. 3601-3603.
22Chung et al., "The Effect of Si:C Source Ratio on SiO2/SiC Interface State Density for Nitrogen Doped 4H and 6H-SiC," Materials Science Forum. (2000) vols. 338-342, pp. 1097-1100.
23D. Alok, E. Arnold, and R. Egloff, "Process Dependence of Inversion Layer Mobility in 4H-SiC Devices," Materials Science Forum, vols. 338-342, pp. 1077-1080, 2000.
24Dahlquist et al. "A 2.8kV, Forward Drop JBS Diode with Low Leakage," Materials Science Forum, vols. 338-342, (2000) pp. 1179-1182.
25Das, Mrinal K. Graduate thesis entitled, Fundamental Studies of the Silicon Carbide MOS Structure. Purdue University, 1999.
26Dastidar, Sujoyita, A Study of P-Type Activation in Silicon Carbide, Thesis (Purdue University, May 1998).
27De Meo et al., "Thermal Oxidation of SiC in N2O", J. Electrochem. Soc., vol. 141, 1994, pp. L150-L152.
28del Prado et al. "Full Composition Range Silicon Oxynitride Films Deposited by ECR-PECVD at Room Temperatures," Thin Solid Films. vol. 343-344 (1999) p. 437-440.
29Dimitrijev et al., "Nitridation of Silicon-Dioxide Films Grown on 6H Silicon Carbide", IEEE Electronic Device Letters, vol. 18, No. 5, May 5, 1997, pp. 175-177.
30European Search Report corresponding to European Application No. 13169099.2; dated: Aug. 5, 2013, 7 pages.
31European Search Report for corresponding EP patent application No. 09163424.6 dated Apr. 9, 2010.
32European Search Report for corresponding EP patent application No. 09177558.5 dated Feb. 22, 2010.
33European Search Report; Application No. EP07120038; Jun. 16, 2008.
34Examination Report for corresponding European Application No. 07809621.1, mailed Sep. 4, 2014 (5 pages).
35Extended European Search Report (12 pages) corresponding to European Application No. 07112298; Dated Feb. 18, 2009.
36Fisher, C.A. et al., "The performance of high-voltage field relieved Schottky barrier diodes", IEE Proceedings, vol. 132:6, Pt. I, pp. 257-260 (Dec. 1985).
37Fukuda et al. "Improvement of SiO2/4H-SiC Interface Using High-Temperature Hydrogen Annealing at 1000° C.," Extended Abstracts of the International Conference on Solid State Devices and Materials. Japan Society of Applied Physics, Tokyo, Japan, Sep. 1998.
38Fukuda et al. "Improvement of SiO2/4H-SiC Interface Using High-Temperature Hydrogen Annealing at Low Pressure and Vacuum Annealing," Jpn. J. Appl. Phys. vol. 38, Apr. 1999, pp. 2306-2309.
39G.Y. Chung, C.C. Tin, J.R. Williams, K. McDonald, M. Di Ventra, S.T. Pantelides, L.C. Feldman, and R.A. Weller, "Effect of nitric oxide annealing on the interface trap densities near the band edges in the 4H polytype of silicon carbide," Applied Physics Letters, vol. 76, No. 13, pp. 1713-1715, Mar. 2000.
40G.Y. Chung, C.C. Tin, J.R. Williams, K. McDonald, R.K. Chanana, R.A. Weller, S.T. Pantelides, L.C. Feldman, O.W. Holland, M.K. Das, and J.W. Palmour, "Improved Inversion Channel Mobility for 4H-SiC MOSETs Following High Temperature Anneals in Nitric Oxide," IEEE Electron Device Letters, vol. 22, No. 4, Apr. 2001.
41H.F. Li, S. Dimitrijev, H.B. Harrison, D. Sweatman, P.T. Tanner. "Improving SiO2 Grown on P-Type 4H-SiC by NO Annealing," Materials Science Forum. vols. 264-268 (1998) pp. 869-872.
42http://www.elec.gla.ac.uk; The Insulated Gate Bipolar Transistor (IGBT); Feb. 14, 2007.
43Hubel, K, "Hybrid design improves diode robustness and boosts efficiency," Compoundsemiconductor.net, 2006.
44Hull et al., "Drift-Free 10-kV, 20-A 4H-SiC PiN Diodes," Journal of Electronic Materials, vol. 34, No. 4, 2005, pp. 341-344.
45International Preliminary Report on Patentability (9 pages) corresponding to International Application No. PCT/US2007/010192; Mailing Date: Sep. 23, 2008.
46International Search Report and Written Opinion (13 pages) corresponding to International Application No. PCT/US2008/010538; Mailing Date: Dec. 22, 2008.
47International Search Report and Written Opinion (14 pages) corresponding to International Application No. PCT/US2009/065251; Mailing Date: Jun. 1, 2010.
48International Search Report and Written Opinion (14 pages) corresponding to International Application No. PCT/US2010/020071; Mailing Date: Mar. 26, 2010.
49International Search Report and Written Opinion (16 pages) corresponding to International Application No. PCT/US2009/003089; Mailing Date: Aug. 20, 2009.
50International Search Report and Written Opinion for corresponding International Application No. PCT/US2004/004982, dated Jul. 22, 2004.
51International Search Report and Written Opinion for PCT/US2007/014139; Feb. 4, 2008.
52International Search Report and Written Opinion for PCT/US2010/025053 mailed on Jul. 2, 2010.
53International Search Report and Written Opinion, International Application No. PCT/US2009/000734, Apr. 23, 2009.
54International Search Report for PCT/US01/30715.
55International Search Report for PCT/US01/42414, dated Apr. 23, 2002.
56International Search Report for PCT/US02/11691 dated Dec. 4, 2002.
57International Search Report, PCT/US2008/008574, Sep. 26, 2008.
58Invitation to Pay Additional Fees for PCT/US2007/010192; Oct. 29, 2007.
59Invitation to Pay Additional Fees for PCT/US2010/025053 mailed on May 3, 2010.
60J. Tan, J.A. Cooper, Jr., and Mr. R. Melloch, "High-Voltage Accumulation-Layer UMOSFETs in 4H-SiC," IEEE Electron Device Letters, vol. 19, No. 12, pp. 487-489, Dec. 1998.
61J.B. Casady, A.K. Agarwal, L.B. Rowland, W.F. Valek, and C.D. Brandt, "900 V DMOS and 1100 V UMOS 4H-SiC Power FETs," IEEE Device Research Conference, Ft. Collins, CO Jun. 23-25, 1997.
62J.N. Shenoy, J.A. Cooper and M.R. Meelock, "High-Voltage Double-Implanted Power MOSFETs in 6H-SiC," IEEE Electron Device Letters, vol. 18, No. 3, pp. 93-95, Mar. 1997.
63J.T. Richmond, S. Ryu, A.K. Agarwal and J.W. Palmour, "Hybrid 4H-SiC MOS Gated Transistor (MGT)".
64Jamet, et al. "Physical properties of N2O and NO-nitrided gate oxides grown on 4H SiC," Applied Physics Letters. vol. 79, No. 3, Jul. 16, 2001, pp. 323-325.
65Japanese Office Action corresponding to Japanese Patent Application No. 2009-524593; Mailing Date: Mar. 12, 2013; 3 pages, (Foreign text only).
66Japanese Office Action corresponding to Japanese Patent Application No. 2009-524593; Mailing Date: Nov. 20, 2012; 10 pages, English Translation.
67K. Ueno and Tadaaki Oikawa, "Counter-Doped MOSFET's of 4H-SiC," IEEE Electron Device Letters, vol. 20, No. 12, pp. 624-626, Dec. 1999.
68K. Ueno, R. Asai, and T. Tsuji. "4H-SiC MOSFET's Utilizing the H2 Surface Cleaning Technique." IEEE Electron Device Letters, vol. 19, No. 7, Jul. 1998, pp. 244-246.
69Katsunori Ueno, Tatsue Urushidani, Kouicki Hahimoto, and Yasukazu Seki. "The Guard-Ring Termination for the High-Voltage SiC Schottky Barrier Diodes". IEEE Electron Device Letters. vol. 16. No. 7, Jul. 1995, pp. 331-332.
70Kinoshita et al., "Guard Ring Assisted RESURF: A New Termination Structure Providing Stable and High Breakdown Voltage for SiC Power Devices," Tech. Digest of ISPSD '02, pp. 253-256.
71Kobayashi et al. "Dielectric Breakdown and Current Conduction of Oxide/Nitride/Oxide Multi-Layer Structures," 1990 IEEE Symposium on VLSI Technology. pp. 119-120.
72Korean Office Action corresponding to Korean Patent Application No. 10-2009-7005341; Mailing Date: Jul. 11, 2013; Foreign Text-5 pages; English Translation Thereof-4 pages.
73Krishnaswami et al., "High Temperature characterization of 4H-SiC bipolar junction transistors", Materials Science Forum, Aedermannsfdorf, CH, vol. 527-529, Jan. 1, 2006, pp. 1437-1440, XP009138720, ISSN: 0255-5476.
74L.A. Lipkin and J.W. Palmour, "Low interface state density oxides on p-type SiC," Materials Science Forum vols. 264-268, pp. 853-856, 1998.
75Lai et al., "Interface Properties of N2O-Annealed NH3-Treated 6H-SiC MOS Capacitor," Proc. 1999 IEEE Hong Kong Electron Devices Meeting, Jun. 26, 1999, pp. 46-49.
76Leonhard et al. "Long term stability of gate-oxides on n- and p-type silicon carbide studied by charge injection techniques," Materials Science Engineering, vol. 46, No. 1-3, Apr. 1997, pp. 263-266.
77Levinshtein et al., "On the homogeneity of the turn-on process in high voltage 4H-SiC thyristors", Solid-State Electronics, vol. 49, No. 2, Feb. 1, 2005, pp. 233-237, XP004645018 Elsevier Science Publishers, Barking (GB) ISSN: 0038-1101.
78Lipkin et al. "Challenges and State-of-the-Art Oxides in SiC," Mat. Res. Soc. Symp. Proc. vol. 640, 2001, pp. 27-29.
79Lipkin et al. "Insulator Investigation on SiC for Improved Reliability," IEEE Transactions on Electron Devices. vol. 46, No. 3, Mar. 1999, pp. 525-532.
80Losee et al., "Degraded Blocking Performance of 4H-SiC Rectifiers Under High dV/dt Conditions", Proceedings of 17th International Symposium on Power Semiconductor Devices & IC's, 4 pages (May 23-26, 2005). XP010820730.
81Losee et al., "High-Voltage 4H-SiC PiN Rectifiers with Single-Implant, Multi-Zone JTE Termination", Power Semiconductor Devices and ICs, 2004 Proceedings. ISPSB '04. The 16th International Symposium on Kitakyushu Int. Conf. Center, Japan May 24-27, 2004, Piscataway, NJ, USA, IEEE, May 24, 2004, pp. 301-304, XP010723398.
82M. Das et al., "A 13 kV 4H-SiC N-Channel IGBT with Low Rdiff, on and Fast Switching" presented at: International Conference on Silicon Carbide and Related Materials )ICSCRM), Otsu, Japan, Oct. 14-19, 2007.
83M. K. Das, L.A. Lipkin, J.W. Palmour, G.Y. Chung, J.R. Williams, K. McDonald, and L.C. Feldman, "High Mobility 4H-SiC Inversion Mode MOSFETs Using Thermally Grown, NO Annealed SiO2," IEEE Device Research Conference, Denver, CO Jun. 19-21, 2000.
84M.A. Capano, S. Ryu, J.A. Cooper, Jr., M.R. Melloch, K. Rottner, S. Karlsson, N. Nordell, A. Powell, and D.E. Walker, Jr., "Surface Roughening in Ion Implanted 4H-Silicon Carbide," Journal of Electronic Materials, vol. 28, No. 3, pp. 214-218, Mar. 1999.
85M.K. Das, J.A. Cooper, Jr., M.R. Melloch, and M.A. Capano, "Inversion Channel Mobility in 4H- and 6H-SiC MOSFETs," IEEE Semiconductor Interface Specialists Conference, San Diego, CA, Dec. 3-5, 1998.
86Ma et al. "Fixed and trapped charges at oxide-nitride-oxide heterostructure interfaces formed by remote plasma enhanced chemical vapor deposition," J. Vac. Sci. Technol. B. vol. 11, No. 4, Jul./Aug. 1993, pp. 1533-1540.
87Mondal et al. "An Integrated 500-V Power DSMOSFET/Antiparallel Rectifier Device with Improved Diode Reverse Recovery Characteristics," IEEE Electron Device Letters, vol. 23, No. 9, Sep. 2002, pp. 562-564.
88Motorola Power MOSFET Transistor Databook, 4th edition. Motorola, INc., 1989, pp. 2-5-4-2-5-7.
89Mutin, P. Herbert, "Control of the Composition and Structure of Silicon Oxycarbide and Oxynitride Glasses Derived from Polysiloxane Precursors," Journal of Sol-Gel Science and Technology. vol. 14 (1999) pp. 27-38.
90Myer-Ward et al. "Turning of Basal Plane Dislocations During Epitaxial Growth on 4 off-axis 4h-SiC" 7th European Conference on Silicon Carbide and Related Materials, Barcelona-Spain, Sep. 7-11, 2008 retrieved from http://ecscrm08.com/invited-presentations.html , retrieved Jul. 1, 2009.
91Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration, International Search Report, Written Opinion of the International Searching Authority, PCT/US2010/026632, Date of Mailing: Oct. 8, 2010, 16 pages.
92Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration, International Search Report, Written Opinion of the International Searching Authority, PCT/US2010/035713, Date of Mailing: Jul. 27, 2010, 14 pages.
93Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration, International Search Report, Written Opinion of the International Searching Authority, PCT/US2010/042075, Date of Mailing: Sep. 24, 2010, 15 pages.
94Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration, PCT/US2010/028612, Jun. 17, 2010.
95Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration; International Search Report; Written Opinion of the International Searching Authority, PCT/US2008/004239, Mar. 2, 2009.
96Office Action (Notice of Preliminary Rejection) for corresponding Korean Patent Application No. 10-2009-7005341, mailed Sep. 25, 2014 (3 pages).
97P.J. Tobin, Y. Okada, S. A. Ajuria, V. Lakhotia, W.A. Feil, and R. I. Hedge, "Furnace formation of silicon oxynitride thin dielectrics in nitrous oxide (N20): The role of nitric oxide (NO)." Journal of Applied Physics. vol. 75, No. 3, Feb. 1, 1994, pp. 1811-1817.
98P.M. Shenoy and B.J. Baliga, "The Planar 6H-SiC ACCUFET: A New High-Voltage Power MOSFET Structure," IEEE Electron Device Letters, vol. 18, No. 12, pp. 589-591, Dec. 1997.
99P.T. Lai, Supratic Chakraborty, C.L. Chan, and Y.C. Cheng, "Effects of nitridation and annealing on interface properties of thermally oxidized SiO2/SiC metal-oxide-semiconductor system," Applied Physics Letters, vol. 76, No. 25, pp. 3744-3746, Jun. 2000.
100Palmour et al. "SiC Device Technology: Remaining Issues," Diamond and Related Materials. vol. 6, 1997, pp. 1400-1404.
101Palmour J: "Silicon Carbide npnp Thyristors", NASA Technical Briefs-Electronics and Computers, Dec. 1, 2000, John H. Glenn Research Center, Cleveland, Ohio (US); XP-002567723, http://www.techbriefs.com/component/content/article/7031-lew-16750?tmpl=component&print=1&page= retrieved on Feb. 10, 2010).
102Panknin et al., "Electrical and microstructural properties of highly boron-implantation doped 6H-SiC", Journal of Applied Physics 89:6, pp. 3162-3167 (Mar. 15, 2001).
103Pantelides et al., "Atomic-Scale Engineering of the SiC-SiO2 Interface," Materials Science Forum. (2000) vols. 338-342, pp. 1133-1136.
104Patel, R., et al., Phosphorus-Implanted High-Voltage N.sup.+ P 4H-SiC Junction Rectifiers, Proceedings of 1998 International Symposium on Poer Semiconductor Devices & ICs, pp. 387-390 (Kyoto).
105Q. Zhang et al. "12 kV 4H-SiC p-IGBTs with Record Low Specific On-Resistance" presented at: International Conference on Silicon Carbide and Related Materials (ICSCRM), Otsu, Japan, Oct. 14-19, 2007.
106R. Schörner, P. Friedrichs, D. Peters, and D. Stephani, "Significantly Improved Performance of MOSFETs on Silicon Carbide Using the 15R-SiC Polytype," IEEE Electron Device Letters, vol. 20, No. 5, pp. 241-244, May 1999.
107R. Schörner, P. Friedrichs, D. Peters, H. Mitlehner, B. Weis, and D. Stephani, "Rugged Power MOSFETs in 6H-SiC with Blocking Capability up to 1800 V," Materials Science Forum vols. 338-342, pp. 1295-1298, 2000.
108Ranbir Singh, Sei-Hyung Ryu and John W. Palmour, "High Temperature, High Current, 4H-SiC Accu-DMOSFET," Materials Science Forum vols. 338-342, pp. 1271-1274, 2000.
109Rao et al. "Al and N Ion Implantations in 6H-SiC," Silicon Carbide and Related Materials. 1995 Conf, Kyoto, Japan. Published 1996.
110Rao et al. "P-N Junction Formation in 6H-SiC by Acceptor Implantation into N-Type Substrate," Nuclear Instruments and Methods in Physics Research B. vol. 106, 1995, pp. 333-338.
111Rao et al. "Silane overpressure post-implant annealing of A1 dopants in SiC: Cold wall CVD apparatus" Applied Surface Science 252: 3837-3842 (2006).
112Rao, "Maturing ion-implantation technology and its device applications in SiC", Solid State Electronics 47:2, pp. 213-222, Elsevier Science Publishers (Feb. 2003).
113Ryu et al. Article and Presentation: "27 mΩ-cm2, 1.6 kV Power DiMOSFETs in 4H-SiC," Proceedings of the 14 International Symposium on Power Semiconductor Devices & ICs 2002, Jun. 4-7, 2002, Santa Fe, NM.
114S. Sridevan and B. Jayant Baliga, "Lateral N-Channel Inversion Mode 4H-SiC MOSFET's," IEEE Electron Device Letters, vol. 19, No. 7, pp. 228-230, Jul. 1998.
115S. Sridevan, P.K. McLarty, and B.J. Baliga, "On the Presence of Aluminum in Thermally Grown Oxides on 6H-Silicon Carbide," IEEE Electron Device Letters, vol. 17, No. 3, pp. 136-138, Mar. 1996.
116S.M. Sze Semiconductor Devices, Physics and Technology. 2nd Edition, © 2002 John Wiley and Sons, p. 130.
117S.T. Pantelides, "Atomic Scale Engineering of SiC Dielectric Interfaces," DARPA/MTO High Power and ONR Power Switching MURI Reviews, Rosslyn, VA, Aug. 10-12, 1999.
118Senzaki et al; Effects of Pyrogenic Reoxidation Annealing on Inversion Channel Mobility of 4H-SiC Metal-Oxide-Semiconductor Field-Effect Transistor Fabricated on (1120) Face; Japanese Journal of Applied Physics, Japan Society of Applied Physics, Tokyo, JP; vol. 40, No. 11B, Part 2; Nov. 2001, pp. L1201-L1203.
119Singh, R. and J.W. Palmour, "Planer Terminations in 4H-SiC Schottky Diodes with Low Leakage and High Yields, "IEEE International Symposium on Power Semiconductor Devices and ICs, 1997, pp. 157-160.
120Stengl et al., "Variation of Lateral Doping-A New Concept to Avoid High Voltage Breakdown of Planar Junctions", International Electron Devices Meeting; Washington, Dec. 1-4, 1985; pp. 154-157, XP002013050.
121Stengl et al., Variation of Lateral Doping as a Field Terminator for High-Voltage Power Devices, IEEE Transactions on Electron Devices; vol. ED-33, No. 3, Mar. 1986, pp. 426-428, XP000836911.
122Streetman "Bipolar Junction Transistors" Solid State Electronic Devices. Prentice Hall, Englewood Cliffs, NJ. 228-284 (1980).
123Sugawara et al., "3.6 kV 4H-SiC JBS Diodes with Low RonS". Materials Science Forum, vols. 338-342:2, pp. 1183-1186 (2000). XP-000944901.
124Sundaresan et al., "Ultra-low resistivity A1+ implanted 4H-SiC obtained by microwave annealing and a protective graphite cap", Solid-State Electronics vol. 52, 2008, pp. 140-145, XP022360431.
125Suzuki et al. "Effect of Post-oxidation-annealing in Hydrogen on SiO2/4H-SiC Interface," Materials Science Forum, vols. 338-342 (2000) 1073-6.
126Sze, S.M. Physics of Semiconductor Devices, John Wiley & Sons, p. 383-390, 1981.
127Thomas et al., "Annealing of Ion Implantation Damage in SiC Using a Graphite Mask", Material Research Society Symposium Y Proceedings vol. 572, Spring 1999, pp. 45-50.
128Treu et al. "A Surge Current Stable and Avalanche Rugged SiC Merged pn Schottky Diode Blocking 600V Especially Suited for PFC Applications" Materials Science Forum vols. 527-529: 1155-1158 (2006).
129V.R. Vathulya and M.H. White, "Characterization of Channel Mobility on Implanted SiC to Determine Polytype Suitability for the Power DIMOS Structure," Electronic Materials Conference, Santa Barbara, CA, Jun. 30-Jul. 2, 1999.
130V.R. Vathulya, H. Shang, and M.H. White, "A Novel 6H-SiC Power DMOSFET with Implanted P-Well Spacer," IEEE Electronic Device Letters, vol. 20, No. 7, Jul. 1999, pp. 354-356.
131V.V. Afanasev, M. Bassler, G. Pensl, and M. Schulz, "Intrinsic SiC/SiO2 Interface States," Phy. Stat. Sol. (a), vol. 162, pp. 321-337, 1997.
132Vassilevski et al. "Protection of Selectively Implanted and Patterned Silicon Carbide Surfaces with Graphite Capping Layer During Post-Implantation Annealing" Semicond. Sci. Technol. 20:271-278 (2005).
133Vassilevski et al., "High Voltage Silicon Carbide Schottky Diodes with Single Zone Junction Termination Extension", Materials Science Forum, 2007 Trans Tech Publications, vols. 556-557 (2007) pp. 873-876, XP8124186.
134Vassilevski et al., "Protection of selectively implanted and patterned silicon carbide surfaces with graphite capping layer during post-implantation annealing." Institute of Physics Publishing, Semicond. Sci. Technol. 20 (2005) 271-278.
135Wang et al. "High Temperature Characteristics of High-Quality SiC MIS Capacitors with O/N/O Gate Dielectric," IEEE Transactions on Electron Devices. vol. 47, No. 2, Feb. 2000, pp. 458-462.
136Williams et al. "Passivation of the 4H-SiC/SiO2 Interface with Nitric Oxide," Materials Science Forum. vols. 389-393 (2002), pp. 967-972.
137Xu et al. "Improved Performance and Reliability of N2O-Grown Oxynitride on 6H-SiH," IEEE Electron Device Letters. vol. 21, No. 6, Jun. 2000, p. 298-300.
138Y. Li et al., "High Voltage (3 kV) UMOSFETs in 4H-SiC," Transactions on Electron Devices, vol. 49, No. 6, Jun. 2002.
139Y. Wang, C. Weitzel, and M. Bhatnagar, "Accumulation-Mode SiC Power MOSFET Design Issues," Materials Science Forum, vols. 338-342, pp. 1287-1290.
140Yilmaz, "Optimization and Surface Charge Sensitivity of High Voltage Blocking Structures with Shallow Junction, "IEEE Transactions on Electron Devices, vol. 38, No. 3, Jul. 1991, pp. 1666-1675.
141Zhang et al., "A 10-kV Monolithic Darlington Transistor with βforced of 336 in 4H-SiC," IEEE Electron Device Letters, vol. 30, No. 2, pp. 142-144, XP011240662.
142 *Zhang et al.; Design and Fabrications of High Voltage IGBTs on 4H-SiC; Power Semiconductor Devices and IC's, 2006 IEEE International Symposium in Naples Italy; Jun. 4-8, 2006; pp. 1-4.
143Zhang et al; Design and Fabrications of High Voltage IGBTs on 4H-SiC; Power Semiconductor Devices and IC's, 2006 IEEE International Symposium on Naples, Italy; Jun. 4-8, 2006, pp. 1-4.
Legal Events
DateCodeEventDescription
15 Aug 2017CCCertificate of correction