US9301396B2 - Connecting element for a multi-chip module and multi-chip module - Google Patents
Connecting element for a multi-chip module and multi-chip module Download PDFInfo
- Publication number
- US9301396B2 US9301396B2 US14/237,177 US201214237177A US9301396B2 US 9301396 B2 US9301396 B2 US 9301396B2 US 201214237177 A US201214237177 A US 201214237177A US 9301396 B2 US9301396 B2 US 9301396B2
- Authority
- US
- United States
- Prior art keywords
- connecting element
- connecting structure
- elements
- contact
- carrier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/2401—Structure
- H01L2224/24011—Deposited, e.g. MCM-D type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24101—Connecting bonding areas at the same height
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/24137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24153—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
- H01L2224/24155—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
- H01L2224/251—Disposition
- H01L2224/2512—Layout
- H01L2224/25171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
- H01L2224/82009—Pre-treatment of the connector or the bonding area
- H01L2224/8203—Reshaping, e.g. forming vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
- H01L2224/821—Forming a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
Definitions
- the present application relates to a connecting element for a multi-chip module.
- the present application relates to a connecting element for a multi-chip module.
- the connecting element is provided for realizing an electrical connection between two elements of the multi-chip module.
- the present application relates to a multi-chip module which, for example, is a lighting module and has a plurality of radiation-emitting components.
- Embodiment of the present invention specify a means for an improved electrical interconnection of a multi-chip module.
- the connecting element comprises a carrier and a first electrically conductive connecting structure, which is arranged on a first main surface of the carrier, wherein the first connecting structure is designed in such a way that it connects the first and second elements to one another.
- the connection can run diagonally, in particular, such that the first connecting structure is designed in such a way that it connects the first and second elements to one another diagonally.
- a planar connecting method is preferably employed for interconnecting the elements of the multi-chip module.
- the multi-chip module is provided with contact webs which electrically connect the elements to one another.
- the electrically conductive contact webs replace conventional wirings.
- the elements are, in particular, at least partly embedded into a potting, in or on which the contact webs can be arranged.
- an electrically conductive coating is applied to a surface of the potting in particular over the whole area and is structured such that electrical connection locations of the elements are connected by the contact webs.
- the potting is advantageously opened in the region of the electrical connection locations, such that the electrically conductive coating or the contact webs can extend as far as the electrical connection locations.
- Suitable materials for the connecting structure and/or the contact webs are, for example, Cu, Au, Ag, Al, Cr, Zn or a TCO (“Transparent Conductive Oxide”).
- the connecting structure and/or the contact webs are/is at the same time embodied in a reflective fashion.
- the connecting structure and/or the contact webs are/is preferably formed from silver-plated or chromium-plated copper.
- two elements of the multi-chip module are interconnected by a connecting element arranged between the two elements.
- two elements of the multi-chip module are interconnected diagonally by a connecting element arranged between the two elements.
- the connecting element is at least partly embedded into the potting.
- the potting advantageously has, in the region of the first electrically conductive connecting structure, at least one opening in which a contact web extends and makes contact with the first electrically conductive connecting structure.
- the connecting element has a second electrically conductive connecting structure, wherein the second connecting structure is designed in such a way that it connects two elements to one another.
- the connecting element it is possible for the connecting element to have a second electrically conductive connecting structure, wherein the second connecting structure is designed in such a way that it connects two elements to one another diagonally.
- the first or second connecting structure preferably extends diagonally on the carrier.
- the first and second connecting structures extend on the carrier in particular in a crossed fashion, that is to say, for example, oppositely diagonally. This means that the two connecting structures cross one another in a plan view of the carrier.
- one connecting structure covers the other connecting structure in a crossover region of the connecting structures, in which they intersect in plan view.
- the first and second electrically conductive connecting structures are electrically isolated from one another.
- the second electrically conductive connecting structure is arranged on the first main surface of the carrier.
- the first electrically conductive connecting structure is arranged between the carrier and the second electrically conductive connecting structure.
- the connecting element advantageously has a height corresponding to the height of the elements to be connected. Given similar or identical height, the electrical connection locations of the elements and at least one contact location of the connecting element preferably lie in one plane, with the result that considerable topography problems do not arise for the interconnection of the elements.
- the lateral extent of the connecting element that is to say the extent parallel to the first main surface or a second main surface, situated opposite the first main surface, is, in particular, smaller than that of the elements to be connected.
- the connecting element can thus be inserted between the elements to be connected, without disadvantageous effects on the overall size of the multi-chip module.
- the connecting element can have a length of 100 ⁇ m to 200 ⁇ m in a lateral direction of extent.
- the connecting element has the shape of a prism.
- the two main surfaces of the connecting element or of the carrier are formed in a rectangular manner and are arranged parallel to one another.
- the first or second connecting structure preferably extends diagonally on such a carrier.
- Suitable materials for the carrier are, in particular, semiconductor materials, glass, ceramic or plastics materials.
- the carrier can be formed, for example, from silicon, sapphire or a printed circuit board material such as FR4, composed of glass fiber mats impregnated in epoxy resin.
- the carrier is not electrically conductive, or electrically insulating.
- the connecting element preferably comprises at least one insulation layer.
- the insulation layer is arranged, in particular, on at least one of the two main surfaces.
- the insulation layer advantageously covers parts of the first and/or second connecting structure.
- an insulation layer is arranged between the first and second electrically conductive connecting structures.
- the insulation layer advantageously contains a plastics material. Suitable materials for the insulation layer are, for example, silicone, polyimide, silicon oxide, titanium oxide or spin-on glass. In particular, the insulation layer contains a radiation-transmissive material.
- One suitable method for producing the connecting element consists in applying a first electrically conductive coating, in particular a metallization, to the first main surface of the carrier and structuring it such that the first electrically conductive connecting structure arises.
- the first connecting structure has at least one first contact location and a conductor track, which runs diagonally, in particular. Furthermore, the first connecting structure can have a second contact location, wherein the first and second contact locations are connected to one another, in particular, by means of the conductor track running diagonally, in particular.
- the second connecting structure preferably has a first contact location and a conductor track, which extends diagonally, in particular. Furthermore, the second connecting structure can also have a second contact location, wherein the first and second contact locations are connected to one another, in particular, by means of the conductor track running diagonally, in particular.
- the first contact location and the conductor track of the first connecting structure are arranged on the first main surface.
- the first contact location and the conductor track of the second connecting structure are also arranged on the first main surface.
- the first and second contact locations of the first connecting structure are arranged on the first main surface and the first and second contact locations of the second connecting structure are arranged on the first main surface.
- the first connecting structure is arranged between the carrier and the second connecting structure, wherein the two connecting structures are electrically isolated from one another in particular by an insulation layer.
- the electrical connecting bridges which can be produced by means of a such a connecting element in this case run in two different planes, which are arranged parallel to one another, in particular.
- a second electrically conductive coating in particular a metallization, is applied to the insulation layer and structured such that the second electrically conductive connecting structure arises.
- the two connecting structures are therefore produced by a two-layer metallization.
- the conductor track of the first connecting structure is arranged in such a way that it extends from the first main surface as far as the second main surface of the carrier.
- the conductor track is led over a side surface of the carrier, said side surface connecting the first and second main surfaces to one another.
- the conductor track can be a plated-through hole extending within the carrier from the first main surface as far as the second main surface.
- the first contact location of the first connecting structure is arranged on the first main surface, while the second contact location of the first connecting structure is situated on the second main surface.
- the conductor track of the second connecting structure can also be arranged in such a way that it extends from the first main surface as far as the second main surface of the carrier.
- the first contact location of the second connecting structure is arranged on the first main surface, while the second contact location of the second connecting structure is situated on the second main surface.
- the conductor tracks of the first and second connecting structures are led over the same side surface.
- a connecting element in which the conductor track of the first and/or second connecting structure is arranged in such a way that it extends from the first main surface as far as the second main surface of the carrier can be used, for example, for bridging steps or for producing a vertical bridge between a radiation-emitting component and a substrate on which the radiation-emitting component is arranged.
- a carrier assemblage is provided with openings extending from the first main surface as far as the second main surface.
- the openings are filled with an electrically conductive material, in particular a metal or a metal compound.
- the carrier assemblage is divided in such a way that the openings are cut and arranged on the side surface in the finished connecting elements.
- the electrically conductive material of the openings then forms that part of the conductor tracks which is arranged on the side surfaces of the carrier.
- the carrier assemblage is divided in such a way that the openings are later arranged within the carrier and are completely surrounded circumferentially by the material of the carrier.
- the connecting element prefferably has further electrically conductive connecting structures besides the first or second connecting structure, with the result that, for example, a plurality of conductor tracks cross one another in a plan view of the carrier.
- the conductor tracks can cross one another in a star-shaped fashion.
- the connecting element can be a bent or stamped sheet-metal part coated with insulation material at the suitable locations.
- the connecting element can be an SMD (“Surface Mounted Device”) component such as, for example, a resistor having a low resistance. It is also possible for the connecting element to be embodied as an NTC (Negative Temperature Coefficient) thermistor or as a PTC (Positive Temperature Coefficient) thermistor.
- SMD Surface Mounted Device
- NTC Negative Temperature Coefficient
- PTC Positive Temperature Coefficient
- the connecting element can be an active component which performs the function of a logic, a memory, sensor, ESD protection.
- the connecting element can comprise a radiation-emitting component.
- a multi-chip module comprises a connecting element of the type mentioned above and two elements, wherein the two elements are electrically connected to one another in a wire-free manner by means of the connecting element.
- the multi-chip module is a lighting module comprising a connecting element of the type mentioned above and two elements, at least one of which is a radiation-emitting component, wherein the two elements are electrically connected to one another in a wire-free manner by means of the connecting element.
- “Electrically connected in a wire-free manner” means, for example, that the connection is not mediated by a wire contact-connection and thus by a so-called “bonding wire.” That is to say that in particular the connecting technique of wire bonding is not used for connection.
- the radiation-emitting component can be an unpackaged or packaged radiation-emitting semiconductor chip.
- the radiation-emitting component has two electrical connection locations on its top side. The arrangement of the electrical connection locations on the top side makes it possible for the radiation-emitting components to be electrically connected to one another in a single plane.
- the lighting module can comprise a plurality (up to a few hundred) of radiation-emitting components, which in particular are mounted on a common substrate.
- the substrate preferably simultaneously serves as a heat sink.
- the lighting module has a plurality of strings of radiation-emitting components interconnected in series, wherein the strings can be interconnected in parallel.
- the components of a string preferably emit light of the same color.
- the strings whose components emit light of the same color are advantageously interconnected in parallel.
- the multi-chip module or lighting module has a contact structure comprising at least one contact web, wherein the connecting element and one of the elements are electrically contacted and electrically connected to one another by means of the contact web.
- the first connecting structure of the connecting element is electrically contacted by means of the contact web.
- the first contact location of the connecting element can be connected to a first element, in particular radiation-emitting component, by means of a contact web, while the second contact location of the connecting element is connected to a second element, in particular to the substrate, without a contact web.
- a connecting element having a conductor track running over the side surface or within the carrier is suitable. It is thereby possible to produce a vertical bridge between the two elements.
- the second contact location of the connecting element can be connected to a further contact web, which leads to the second element, in particular a further radiation-emitting component.
- the multi-chip module or lighting module has a potting, into which the connecting element and the two elements are at least partly embedded.
- the at least one contact web runs in the potting or on the potting.
- Leveling of the surface of the multi-chip module or lighting module can be achieved by means of the potting.
- the elements of the multi-chip module or lighting module can be electrically insulated by means of the potting.
- the potting contains a transparent or translucent material.
- the potting can contain silicone, polyimide, silicon oxide, titanium oxide or spin-on glass.
- the potting can be admixed with a converter provided for the wavelength conversion of the radiation emitted by the radiation-emitting components.
- the multi-chip module or lighting module has a contact web crossing the first connecting structure of the connecting element.
- a connecting element having a single connecting structure on the first main surface is sufficient.
- the potting is arranged on the first connecting structure, the contact web running on said potting. An additional insulation layer is not necessary in this embodiment.
- FIGS. 1 and 2 show, in a schematic plan view and a schematic perspective view, a first exemplary embodiment of the connecting element described here;
- FIG. 3 shows in a schematic perspective view, a second exemplary embodiment of the connecting element described here.
- FIGS. 4 and 5 show, in a schematic plan view and a schematic side view, an exemplary embodiment of the multi-chip module described here, said multi-chip module being a lighting module.
- a first exemplary embodiment of a connecting element 1 is illustrated in a schematic plan view in FIG. 1 and in a schematic perspective view in FIG. 2 .
- the connecting element 1 is suitable for realizing an electrical connection between two elements of a multi-chip module, in particular of a lighting module, as described, for example, in association with FIGS. 4 and 5 .
- the connecting element 1 in accordance with the first exemplary embodiment has a carrier 2 having a first main surface 3 and a second main surface 4 , which is situated opposite the first main surface 3 .
- the two main surfaces 3 , 4 are formed in a rectangular manner and are arranged parallel to one another. Furthermore, the two main surfaces 3 , 4 are congruent.
- the carrier 2 is not electrically conductive, or electrically insulating.
- semiconductor materials, glass, ceramic or plastics materials are appropriate for the carrier 2 .
- the carrier is formed from silicon, sapphire or a printed circuit board material such as FR4, composed of glass fiber mats impregnated in epoxy resin.
- a first electrically conductive connecting structure 5 is arranged on the first main surface 3 of the carrier 2 .
- the first connecting structure 5 is applied directly on the first main surface 3 .
- a first electrically conductive coating in particular a metallization, is applied to the first main surface 3 of the carrier 2 and is structured such that the first electrically conductive connecting structure 5 is generated.
- the first connecting structure 5 is designed in such a way that it connects in particular a first and second element (not illustrated) of a multi-chip module to one another, in particular to one another diagonally.
- the first connecting structure 5 has a first contact location 5 a , a second contact location 5 b and a conductor track 5 c , which connects the two contact locations 5 a , 5 b to one another, in particular connects them to one another diagonally.
- the two contact locations 5 a , 5 b are embodied in a circular fashion.
- an insulation layer 7 is arranged on the first main surface 3 of the carrier 2 .
- the first connecting structure 5 is at least partly covered by the insulation layer 7 .
- the first connecting structure 5 is electrically insulated toward the outside by the insulation layer 7 .
- the insulation layer 7 is opened in the region of the two contact locations 5 a , 5 b . At the openings 20 of the insulation layer 7 , contact can be made with the two contact locations 5 a , 5 b from outside.
- a second electrically conductive connecting structure 6 is arranged on the first main surface 3 of the carrier 2 .
- the second electrically conductive connecting structure 6 is arranged above the first connecting structure 5 proceeding from the carrier 2 .
- the first electrically conductive connecting structure 5 is therefore arranged between the carrier 2 and the second electrically conductive connecting structure 6 .
- the two connecting structures 5 , 6 are electrically isolated from one another by means of the insulation layer 7 arranged between the two connecting structures 5 , 6 .
- the second connecting structure 6 can also be produced by an electrically conductive coating, in particular a metallization, and subsequent structuring of the coating.
- the second connecting structure 6 also has a first contact location 6 a , a second contact location 6 b and a conductor track 6 c , which connects the two contact locations 6 a , 6 b to one another, in particular connects them to one another diagonally.
- the two contact locations 6 a , 6 b are embodied in a circular fashion.
- the insulation layer 7 can partly cover the second connecting structure 6 .
- the insulation layer 7 is opened in the region of the two contact locations 6 a , 6 b . At the openings of the insulation layer 7 , contact can be made with the two contact locations 6 a , 6 b from outside.
- the first and second connecting structures 5 , 6 are arranged on the carrier 2 in a crossed manner, oppositely diagonally in the exemplary embodiment. As is evident from FIG. 1 , the two connecting structures 5 , 6 cross one another in this case. By means of such a connecting element 1 , it is possible to realize electrical connections which cross one another.
- a connecting element 1 in accordance with the first exemplary embodiment is suitable, on account of the lateral extension of the first and respectively second connecting structures 5 , 6 , in particular for the formation of a horizontal connecting bridge between a first and a second element.
- the lateral extension should be understood to mean an extent parallel to one of the two main surfaces 3 , 4 .
- the connections of the two elements to be connected lie substantially in one plane.
- the lateral extent of the connecting element 1 is, in particular, smaller than that of the elements to be connected.
- the connecting element 1 can have a length of 100 ⁇ m to 200 ⁇ m in a lateral direction of extent.
- a second exemplary embodiment of a connecting element 1 is illustrated in schematic perspective view in FIG. 3 .
- the connecting element 1 is suitable, in particular, for realizing a vertical connecting bridge between a first and a second element of a multi-chip module.
- the connections of the two elements to be connected lie in different planes, preferably arranged parallel.
- the connecting element 1 in accordance with the second exemplary embodiment has a carrier 2 having a first main surface 3 and a second main surface 4 , which is situated opposite the main surface 3 . Furthermore, the connecting element 1 has a first and a second electrically conductive connecting structure 5 , 6 . The connecting element 1 has the form of a prism.
- the carrier 2 is in particular not electrically conductive, or electrically insulating.
- Semiconductor materials, glass, ceramic or plastics materials are correspondingly appropriate for the carrier 2 .
- the carrier is formed from silicon, sapphire or a printed circuit board material such as FR4, composed of glass fiber mats impregnated in epoxy resin.
- the first and second connecting structures 5 , 6 each have a conductor track 5 c , 6 c extending from the first main surface 3 as far as the second main surface 4 .
- the conductor tracks 5 c , 6 c are led over a side surface 8 of the carrier 2 , said side surface connecting the first and second main surfaces 3 , 4 to one another.
- the first contact location 5 a of the first connecting structure 5 is arranged on the first main surface 3
- the second contact location (not designated) of the first connecting structure 5 is situated on the second main surface 4
- the first contact location 6 a of the second connecting structure 6 is likewise arranged on the first main surface 3
- the second contact location (not designated) of the second connecting structure 6 is situated on the second main surface 4 .
- the first and second connecting structures 5 , 6 are designed in such a way that they connect in particular a first and second element (not illustrated) of a multi-chip module to one another, in particular connect them to one another diagonally.
- the two connecting structures 5 , 6 are arranged in a crossed manner, in particular oppositely diagonally.
- a carrier assemblage which can be singulated into a plurality of carriers or connecting elements, is provided with openings 20 extending from the first main surface as far as the second main surface.
- the openings are filled with an electrically conductive material, in particular a metal or a metal compound.
- the carrier assemblage is divided in such a way that the openings are cut and are arranged on the side surfaces in the finished connecting elements.
- the electrically conductive material of the openings forms that part of the conductor tracks 5 c , 6 c which is arranged on the side surface 8 of the carrier 2 .
- the carrier assemblage In contrast to the illustration in FIG. 3 , however, it is also conceivable for the carrier assemblage to be divided in such a way that the openings run within the carrier 2 and are circumferentially completely surrounded by the material of the carrier 2 .
- An insulation layer 7 is arranged on the first main surface 3 of the carrier 2 .
- the first connecting structure 5 is at least partly covered by the insulation layer 7 .
- the first connecting structure 5 is electrically insulated toward the outside by the insulation layer 7 .
- the insulation layer 7 is opened in the region of the first contact location 5 a of the first connecting structure 5 and in the region of the first contact location 6 a of the second connecting structure 6 . At the openings of the insulating layer 7 , contact can be made with the two contact locations 5 a , 6 a from outside.
- an insulation layer 7 may be arranged on both main surfaces 3 , 4 or on neither of the two main surfaces 3 , 4 .
- FIG. 5 shows an excerpt from the lighting module 10 illustrated in FIG. 4 , along a string B in a schematic side view.
- the lighting module 10 comprises a plurality of radiation-emitting components 11 a , 11 b .
- the components 11 a emit radiation of a first color.
- the components 11 b emit radiation of a second color.
- the components 11 a can each comprise a semiconductor chip which generates blue light, and also a converter which converts the blue light into a mint green color.
- the components 11 b can emit red light.
- the emission spectrum of the lighting module 10 can advantageously be set in such a way that the lighting module 10 emits white light having a color locus on the Planckian curve. It is also conceivable for the lighting module 10 to comprise red, green and blue light-emitting diodes, the emitted radiation of which is mixed to form white light having a color locus on the Planckian curve.
- the lighting module 10 furthermore comprises a substrate 12 , on which the radiation-emitting components 11 a , 11 b are mounted.
- the components 11 a , 11 b are advantageously distributed uniformly on the substrate 12 , such that optimum color mixing can be obtained.
- the substrate 12 simultaneously serves as a heat sink.
- the lighting module 10 comprises strings A, B of radiation-emitting components 11 a , 11 b interconnected in series.
- the components 11 a of the string A emit light of the same color.
- the components 11 b of the string B emit light of the same color.
- the remaining radiation-emitting components which are not designated more specifically in FIG. 4 , can be interconnected in a corresponding manner. Strings whose components emit light of the same color can be interconnected in parallel.
- the lighting module 10 comprises a connecting element 1 of the type mentioned above having a carrier 2 and a first connecting structure.
- Two radiation-emitting components 11 b of the string B are electrically connected to one another in a wire-free manner by means of the connecting element 1 .
- the lighting module 10 comprises a contact structure having a plurality of contact webs 13 .
- the two radiation-emitting components 11 b are connected to the connecting element 1 by a contact web 13 in each case.
- the respective radiation-emitting component 11 b and the connecting element 1 are electrically contacted by means of the common contact web 13 .
- the first connecting structure of the connecting element 1 is electrically contacted by means of the contact web 13 .
- the first and second contact locations 5 a , 5 b of the connecting element 1 which are both arranged on the first main surface of the carrier 2 , are connected to the radiation-emitting components 11 b by means of the respective contact web 13 .
- the radiation-emitting components 11 b have in each case two electrical connection locations 14 a , 14 b on their top sides.
- the connection location 14 b of one radiation-emitting component 11 b is connected to the first contact location 5 a of the connecting element 1 by means of a contact web 13 .
- the connection location 14 a of the further radiation-emitting component 11 b is connected to the second contact location 5 a of the connecting element 1 by means of a further contact web 13 .
- the arrangement of the electrical connection locations 14 a , 14 b on the top side makes it possible for the radiation-emitting components 11 b to be electrically connected to one another in a single plane.
- the connecting element 1 forms a horizontal connecting bridge between the two components 11 b .
- the connecting element 1 advantageously has a height corresponding to the height of the radiation-emitting components 11 b . Given a similar or identical height, the electrical connection locations 14 a , 14 b and the contact locations 5 a , 5 b lie substantially in one plane, with the result that considerable topography problems do not arise for the interconnection of the elements.
- the lateral extent of the connecting element 1 is, in particular, smaller than that of the radiation-emitting components 11 b . Consequently, the connecting element 1 can be inserted between the elements to be connected, without disadvantageous effects on the overall size of the lighting module 10 .
- the connecting element 11 can have a length of 100 ⁇ m to 200 ⁇ m in a lateral direction of extent.
- the lighting module 10 has a potting 15 , into which the connecting element 1 and the radiation-emitting components 11 a , 11 b are embedded. Leveling of the lighting module surface can be achieved by means of the potting 15 .
- the potting 15 contains a transparent or translucent material.
- the potting 15 can contain silicone, polyimide, silicon oxide, titanium oxide or spin-on glass.
- an electrically conductive coating is applied to the surface of the potting 15 and is structured such that the electrical connection locations 14 a , 14 b of the radiation-emitting components 11 a , 11 b and the contact locations 5 a , 5 b are connected by the contact webs 13 .
- the potting 15 is opened in the region of the electrical connection locations 14 a , 14 b and of the contact locations 5 a , 5 b , such that the electrically conductive coating or the contact webs 13 extend as far as the electrical connection locations 14 a , 14 b and the contact locations 5 a , 5 b.
- the lighting module 10 furthermore has a contact web 13 crossing the first connecting structure of the connecting element 1 .
- Said contact web 13 connects two radiation-emitting components 11 a of the string A.
- the connecting element 1 therefore enables the crossover of two electrical connecting bridges.
- the crossing contact web 13 is electrically insulated from the connecting structure 5 of the connecting element 1 . Consequently, the insulation layer arranged on the first main surface and illustrated in FIGS. 1 and 2 can be omitted. Furthermore, in the case of the lighting module 10 illustrated, it is sufficient if the connecting element 1 has a single connecting structure. The crossing contact web 13 can replace the second connecting structure.
- the lighting module 10 can have further connecting elements 1 between the radiation-emitting components 11 a , 11 b for forming horizontal or vertical connecting bridges.
- the marginal components 11 a , 11 b can be electrically connected to the substrate 12 by means of a connecting element having a conductor track which extends from the first to the second main surface of the carrier and which is led over the side surface, for example, as described in conjunction with FIG. 3 .
Abstract
Description
Claims (11)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102011080705A DE102011080705A1 (en) | 2011-08-09 | 2011-08-09 | Connecting element for a multi-chip module and multi-chip module |
DE102011080705.5 | 2011-08-09 | ||
DE102011080705 | 2011-08-09 | ||
PCT/EP2012/065257 WO2013020920A1 (en) | 2011-08-09 | 2012-08-03 | Connecting element for a multi-chip module, and multi-chip module |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140291003A1 US20140291003A1 (en) | 2014-10-02 |
US9301396B2 true US9301396B2 (en) | 2016-03-29 |
Family
ID=46754949
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/237,177 Expired - Fee Related US9301396B2 (en) | 2011-08-09 | 2012-08-03 | Connecting element for a multi-chip module and multi-chip module |
Country Status (4)
Country | Link |
---|---|
US (1) | US9301396B2 (en) |
CN (1) | CN103733334B (en) |
DE (1) | DE102011080705A1 (en) |
WO (1) | WO2013020920A1 (en) |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4130722A (en) | 1977-01-10 | 1978-12-19 | Globe-Union Inc. | Thick-film circuit module including a monolithic ceramic cross-over device |
US4288840A (en) * | 1978-09-26 | 1981-09-08 | Matsushita Electric Industrial Co., Ltd. | Printed circuit board |
EP0568312A2 (en) | 1992-04-27 | 1993-11-03 | Seiko Instruments Inc. | Semiconductor device with driver chip and methods of manufacture |
WO1994001888A1 (en) | 1992-07-08 | 1994-01-20 | Daimler Benz Ag | Multiple wiring arrangement for multichip modules |
WO2002033756A1 (en) | 2000-10-16 | 2002-04-25 | Osram Opto Semiconductors Gmbh | Led module |
US6396000B1 (en) * | 2000-09-11 | 2002-05-28 | Hewlett-Packard Co. | Printed circuit board and method for reducing radio frequency interference emissions from conductive traces on a printed circuit board |
US20030042585A1 (en) * | 2001-08-29 | 2003-03-06 | Corisis David J. | Routing element for use in multi-chip modules, multi-chip modules including the routing element, and methods |
US6540377B1 (en) | 1999-11-11 | 2003-04-01 | Toyoda Gosei Co., Ltd. | Full-color light source unit |
US6628538B2 (en) * | 2000-03-10 | 2003-09-30 | Hitachi, Ltd. | Memory module including module data wirings available as a memory access data bus |
US6751101B2 (en) * | 2000-11-02 | 2004-06-15 | Murata Manufacturing Co., Ltd. | Electronic component and method of producing the same |
US6864192B1 (en) * | 2003-10-28 | 2005-03-08 | Intel Corporation | Langmuir-blodgett chemically amplified photoresist |
US20050258529A1 (en) | 2003-12-30 | 2005-11-24 | Tessera, Inc. | High-frequency chip packages |
US20090057000A1 (en) * | 2007-08-29 | 2009-03-05 | Osram Gesellschaft Mit Beschrankter Haftung | Connecting element |
-
2011
- 2011-08-09 DE DE102011080705A patent/DE102011080705A1/en not_active Ceased
-
2012
- 2012-08-03 CN CN201280038860.3A patent/CN103733334B/en not_active Expired - Fee Related
- 2012-08-03 US US14/237,177 patent/US9301396B2/en not_active Expired - Fee Related
- 2012-08-03 WO PCT/EP2012/065257 patent/WO2013020920A1/en active Application Filing
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4130722A (en) | 1977-01-10 | 1978-12-19 | Globe-Union Inc. | Thick-film circuit module including a monolithic ceramic cross-over device |
US4288840A (en) * | 1978-09-26 | 1981-09-08 | Matsushita Electric Industrial Co., Ltd. | Printed circuit board |
EP0568312A2 (en) | 1992-04-27 | 1993-11-03 | Seiko Instruments Inc. | Semiconductor device with driver chip and methods of manufacture |
WO1994001888A1 (en) | 1992-07-08 | 1994-01-20 | Daimler Benz Ag | Multiple wiring arrangement for multichip modules |
US6540377B1 (en) | 1999-11-11 | 2003-04-01 | Toyoda Gosei Co., Ltd. | Full-color light source unit |
US6628538B2 (en) * | 2000-03-10 | 2003-09-30 | Hitachi, Ltd. | Memory module including module data wirings available as a memory access data bus |
US6396000B1 (en) * | 2000-09-11 | 2002-05-28 | Hewlett-Packard Co. | Printed circuit board and method for reducing radio frequency interference emissions from conductive traces on a printed circuit board |
WO2002033756A1 (en) | 2000-10-16 | 2002-04-25 | Osram Opto Semiconductors Gmbh | Led module |
US6751101B2 (en) * | 2000-11-02 | 2004-06-15 | Murata Manufacturing Co., Ltd. | Electronic component and method of producing the same |
US20030042585A1 (en) * | 2001-08-29 | 2003-03-06 | Corisis David J. | Routing element for use in multi-chip modules, multi-chip modules including the routing element, and methods |
US6864192B1 (en) * | 2003-10-28 | 2005-03-08 | Intel Corporation | Langmuir-blodgett chemically amplified photoresist |
US20050258529A1 (en) | 2003-12-30 | 2005-11-24 | Tessera, Inc. | High-frequency chip packages |
US20090057000A1 (en) * | 2007-08-29 | 2009-03-05 | Osram Gesellschaft Mit Beschrankter Haftung | Connecting element |
Also Published As
Publication number | Publication date |
---|---|
DE102011080705A1 (en) | 2013-02-14 |
US20140291003A1 (en) | 2014-10-02 |
WO2013020920A1 (en) | 2013-02-14 |
CN103733334A (en) | 2014-04-16 |
CN103733334B (en) | 2016-11-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10950759B2 (en) | LED module | |
JP5746076B2 (en) | Semiconductor light emitting device package submount and semiconductor light emitting device package including the submount | |
US8476668B2 (en) | High voltage low current surface emitting LED | |
US8536584B2 (en) | High voltage wire bond free LEDS | |
US8530921B2 (en) | High voltage low current surface emitting LED | |
JP5687200B2 (en) | Multi-chip light emitting diode module | |
US8525211B2 (en) | Light emitting device package and a lighting unit with base having via hole | |
US8399267B2 (en) | Methods for packaging light emitting devices and related microelectronic devices | |
US9666762B2 (en) | Multi-chip light emitter packages and related methods | |
US20120043563A1 (en) | High Voltage Low Current Surface Emitting Light Emitting Diode | |
US20120049214A1 (en) | Monolithic Multi-Junction Light Emitting Devices Including Multiple Groups of Light Emitting Diodes | |
JP6095479B2 (en) | LED module | |
KR101051488B1 (en) | Method for manufacturing light emitting diode unit, and light emitting diode unit manufactured by this method | |
JP7393717B2 (en) | light emitting device | |
WO2013016355A1 (en) | Monolithic multi-junction light emitting devices including multiple groups of light emitting diodes | |
US20090032826A1 (en) | Multi-chip light emitting diode package | |
US9301396B2 (en) | Connecting element for a multi-chip module and multi-chip module | |
KR102397909B1 (en) | Board and light source module having the same | |
US20130228820A1 (en) | Optoelectronic Semiconductor Component and Method for Producing it |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: OSRAM GMBH, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HUEBNER, HOLGER;HOXHOLD, BJOERN;KALTENBACHER, AXEL;REEL/FRAME:032575/0965 Effective date: 20140312 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: OSRAM OPTO SEMICONDUCTORS GMBH, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:OSRAM GMBH;REEL/FRAME:037571/0676 Effective date: 20151009 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20200329 |