US9271351B2 - Circuits and methods for controlling current in a light emitting diode array - Google Patents

Circuits and methods for controlling current in a light emitting diode array Download PDF

Info

Publication number
US9271351B2
US9271351B2 US14/171,472 US201414171472A US9271351B2 US 9271351 B2 US9271351 B2 US 9271351B2 US 201414171472 A US201414171472 A US 201414171472A US 9271351 B2 US9271351 B2 US 9271351B2
Authority
US
United States
Prior art keywords
signal
control signal
circuit
threshold
current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US14/171,472
Other versions
US20150223299A1 (en
Inventor
Troy Stockstad
Bing Liu
Joseph D. Rutkowski
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Priority to US14/171,472 priority Critical patent/US9271351B2/en
Assigned to QUALCOMM INCORPORATED reassignment QUALCOMM INCORPORATED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LIU, BING, RUTKOWSKI, JOSEPH D, STOCKSTAD, TROY
Priority to EP15703440.6A priority patent/EP3103314A1/en
Priority to KR1020167023507A priority patent/KR20160117509A/en
Priority to JP2016549456A priority patent/JP2017505979A/en
Priority to PCT/US2015/014236 priority patent/WO2015117124A1/en
Priority to CN201580006955.0A priority patent/CN105960671A/en
Publication of US20150223299A1 publication Critical patent/US20150223299A1/en
Publication of US9271351B2 publication Critical patent/US9271351B2/en
Application granted granted Critical
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/30—Driver circuits
    • H05B45/395—Linear regulators
    • H05B33/0815—
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/3406—Control of illumination source
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/30—Driver circuits
    • H05B45/37—Converter circuits
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/3406—Control of illumination source
    • G09G3/3413—Details of control of colour illumination sources
    • H05B33/0845—
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/10—Controlling the intensity of the light
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/10—Controlling the intensity of the light
    • H05B45/12—Controlling the intensity of the light using optical feedback
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B20/00—Energy efficient lighting technologies, e.g. halogen lamps or gas discharge lamps
    • Y02B20/30—Semiconductor lamps, e.g. solid state lamps [SSL] light emitting diodes [LED] or organic LED [OLED]

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Circuit Arrangement For Electric Light Sources In General (AREA)
  • Led Devices (AREA)

Abstract

In one embodiment, a circuit comprises a current source to produce current to a light emitting diode array. An analog dimming circuit generates a continuous control signal to the current source to control the current in the light emitting diode array according to a range of control signal values when the control signal is above a threshold. Below the threshold, a digital modulation circuit generates an additional modulated digital signal to the current source to control the current in the light emitting diode array according to a range of modulation values when the continuous control signal is below the threshold. The continuous control signal produces current from the current source into the light emitting diode array above a first value. The combination of the continuous control signal and the modulated digital signal produces current in the light emitting diode array below the first value.

Description

BACKGROUND
The disclosure relates to circuits and methods for controlling current in a light emitting diode (LED) array.
Unless otherwise indicated herein, the approaches described in this section are not admitted to be prior art by inclusion in this section.
Various displays use light emitting diode (LED) arrays. A current is modulated over a range of voltages and applied to the array, for example, to change the brightness of the LED array. Analog dimming circuits are often used because of electromagnetic interference (EMI) concerns. However, at low duty cycles the low voltage in analog dimming circuits can cause flicker and other visual anomalies. Further, the current accuracy at these low duty cycles is poor.
SUMMARY
The present disclosure describes a circuit for controlling current in a light emitting diode (LED) array. In one embodiment, a circuit comprises a current source to produce current to a light emitting diode array. An analog dimming circuit generates a continuous control signal to the current source to control the current in the light emitting diode array according to a range of control signal values when an input signal is above a threshold and to generate the continuous control signal according to a control signal value when the input signal is below the threshold. A digital modulation circuit generates a modulated digital signal to the current source to control the current in the light emitting diode array according to a range of modulation values when the continuous control signal is below the threshold. The continuous control signal produces current from the current source into the light emitting diode array above a first value. The modulated digital signal in combination with the continuous control signal produces current from the current source into the light emitting diode array below the first value.
In one embodiment, the analog dimming circuit comprises a first modulator generates the continuous control signal in response to the input signal.
In one embodiment, the digital modulation circuit comprises a normalization circuit to generate a normalized signal in response to the input signal. A second modulator is coupled to the normalization circuit to generate the modulated digital signal in response to the normalized signal.
In one embodiment, the normalization circuit comprises a summing block to add a bit to the input signal to generate an incremented signal. A multiplying block is coupled to the summing block to generate a normalized signal in response to the incremented signal.
In one embodiment, the normalization circuit comprises a shift left block to shift left the input signal to generate a normalized signal.
In one embodiment, the normalization circuit further comprises a summing block coupled to the shift left block to add a bit to the input signal.
In another embodiment, a circuit comprises a current source to produce current to a light emitting diode array. A switching circuit receives a first reference voltage and produces a second reference voltage that sets a current in the current source. The second reference voltage is based on a modulation value of a first modulation signal to the switching circuit. A multiplexer receives a threshold and a dimming control signal. A comparison circuit receives the threshold and the dimming control signal. The comparison circuit causes the multiplexer to output the dimming control signal when the dimming control signal is greater than the threshold. A first modulator is coupled to an output of the comparison circuit to receive one of the threshold and the dimming control signal and produce the first modulated signal. The first modulated signal has a modulation value corresponding to the greater of the threshold and the dimming control signal from the multiplexer. A second modulator receives a signal corresponding to the dimming control signal, and in accordance therewith, produces a second modulation signal having a range of modulation values corresponding to dimming control signal values below the threshold. The switching circuit generates a continuous range of reference voltages to adjust the current in the light emitting diode array when the dimming control signal is above the threshold and clamps the value at or below the threshold. The second modulation signal turns the current source on and off across a range of modulations values when the dimming control signal is below the threshold.
In one embodiment, the circuit further comprises a shift circuit configured between the dimmer control signal and the second modulator to normalize the dimmer control signal, wherein the dimmer control signal is equal to powers of two (2).
In one embodiment, the circuit further comprises a third modulator coupled between the dimmer control signal and the multiplexer to generate a first modulated signal in response to the dimmer control signal. The second modulator generates the continuous control signal in response to the first modulated signal.
In one embodiment, the circuit further comprises a third modulator and an accumulate and dump circuit coupled between the dimmer control signal and the multiplexer. The third modulator generates a first modulated signal in response to the dimmer control signal. The accumulate and dump circuit is coupled to the third modulator to generate an accumulated modulated signal in response to the first modulated signal. A second modulator is coupled to the accumulate and dump circuit to generate the continuous control signal in response to the accumulated modulated signal.
In one embodiment, the circuit further comprises a normalization circuit coupled between the dimming control signal and the second modulator to provide the signal corresponding to the dimming control signal to the second modulator.
In one embodiment, the normalization circuit comprises a summing block to add a bit to the dimming control signal to generate an incremented signal. A multiplying block is coupled to the summing block to generate the signal corresponding to the dimming control signal in response to the incremented signal.
In one embodiment, the normalization circuit comprises a shift left block to shift left the dimming control signal to the signal corresponding to the dimming control signal in response to the dimming control signal.
In yet another embodiment, a method comprises generating a continuous control signal to control current in a light emitting diode array according to a range of control signal values when an input signal is above a threshold and to generate the continuous control signal according to a control signal value when the input signal is below the threshold; and additionally generating a modulated digital signal to control the current in the light emitting diode array according to a range of modulation values when the continuous control signal is below the threshold. The continuous control signal produces current in the light emitting diode array above a first value. At control signal values at or below the threshold, the continuous control signal is unchanged from its behavior at the threshold level. The modulated digital signal further modulates current in the light emitting diode array below the first value, by turning the current source on and off, depending upon the state of the digital control signal.
In one embodiment, generating the modulated digital signal includes adding a bit to the input signal to generate an incremented signal; and multiplying the incremented signal by a reciprocal of the threshold to normalize the incremented signal. In one embodiment, generating the modulated digital signal further includes pulse width modulating the incremented signal to generate modulated digital signal.
In one embodiment, generating the modulated digital signal includes shifting the input signal to normalize the continuous control signal, wherein the continuous control signal is equal to powers of two. In one embodiment, generating the modulated digital signal further includes pulse width modulating the incremented signal to generate modulated digital signal.
The following detailed description and accompanying drawings provide a better understanding of the nature and advantages of the present disclosure.
BRIEF DESCRIPTION OF THE DRAWINGS
With respect to the discussion to follow and in particular to the drawings, it is stressed that the particulars shown represent examples for purposes of illustrative discussion, and are presented in the cause of providing a description of principles and conceptual aspects of the present disclosure. In this regard, no attempt is made to show implementation details beyond what is needed for a fundamental understanding of the present disclosure. The discussion to follow, in conjunction with the drawings, make apparent to those of skill in the art how embodiments in accordance with the present disclosure may be practiced. In the accompanying drawings:
FIG. 1 illustrates a block diagram of a light emitting diode array circuit according to an embodiment.
FIG. 2 illustrates a block diagram of a mixed mode dimming circuit according to an embodiment.
FIG. 3 illustrates a block diagram of a mixed mode dimming circuit according to another embodiment.
FIG. 4 illustrates a block diagram of a mixed mode dimming circuit according to yet another embodiment.
FIG. 5 illustrates a simplified diagram illustrating a process flow for controlling current in a light emitting diode array according to an embodiment.
 DETAILED DESCRIPTION
In the following description, for purposes of explanation, numerous examples and specific details are set forth in order to provide a thorough understanding of the present disclosure. It will be evident, however, to one skilled in the art that the present disclosure as expressed in the claims may include some or all of the features in these examples, alone or in combination with other features described below, and may further include modifications and equivalents of the features and concepts described herein.
FIG. 1 illustrates a light emitting diode (LED) array circuit 100 according to an embodiment. LED array circuit 100 comprises a light emitting diode (LED) array 102, a voltage regulator 104, a current source 106, an analog dimming circuit 108, and a digital modulation circuit 110. In various embodiments, LED array 102 can be a White LED array. In one embodiment, the modulation of the current for white LED bias is for backlight of a display panel. In some embodiments, LED circuit 100 can be used in smart phones, tablets, and display panels.
Light Emitting Diode (LED) array 102 can be driven using a supply voltage Vs from voltage regulator 104 and a LED current I(LED) from current source 106. Current source 106 produces the LED current I(LED) in LED array 102 that may be used to set brightness in a backlight of a display. In some embodiments, current source 106 changes the current to change the brightness based on a display application (e.g., based on detecting ambient light conditions).
LED array circuit 100 includes circuits for providing both an analog dimming technique and a digital dimming technique. The two techniques are used in mixed mode dimming that includes a digital dimming mode. The analog diming technique is used in an analog dimming mode. Analog dimming circuit 108 controls the LED current I(LED) using the analog dimming technique above a threshold. The analog dimming can be modulation of a voltage reference that is applied to current source 106 when duty cycles of modulation are above the threshold. Below such threshold, LED array circuit 100 uses the mixed mode dimming. Analog dimming circuit 108 controls the LED current I(LED) based on a current at the threshold. Digital modulation circuit 110 uses the digital dimming technique to further control the LED current I(LED). The digital dimming can be digital modulation of turning on and off current source 106 at duty cycles between the threshold and a zero duty cycle. In various embodiments, the threshold is programmable. In various embodiments, at the threshold, LED array circuit 100 can operate in analog dimming mode. In other embodiments, at the threshold, LED array circuit 100 can operate in mixed mode dimming.
Analog dimming circuit 108 generates a continuous control signal to current source 106 to control the LED current I(LED) in LED array 102 according to a range of control signal values when the control signal is above the threshold. For example, analog dimming circuit 108 may produce a voltage that can range from 2 mV to 0.2 V. The voltage may vary continuously across this range, and produce a corresponding range of current values in the LED array 102. When the control signal value is below the threshold, analog dimming circuit 108 generates the continuous control signal based on the threshold value. Accordingly, digital modulation circuit 110 generates a modulated digital signal to current source 106 to further control the LED current I(LED) in LED array 102 according to a range of modulation values below the threshold. For example, when the control signal value drops below the threshold, analog dimming circuit 108 continues to generate a continuous control signal at the threshold value (e.g., 2 mV), while digital modulation circuit 110 may modulate the LED current I(LED) in LED array 102 directly (e.g., by turning current source 106 on and off). The modulations values (e.g., duty cycle) of digital modulation circuit 110 may be reduced to further reduce the LED current I(LED).
Analog dimming circuit 108 provides a constant current modulated reference to current source 106. Digital modulation circuit 110 turns current source 106 on and off. Digital dimming can be used to reduce flicker of LED array 102. This is accomplished by maintaining the level of the analog continuous control signal at or above the threshold value (e.g., 2 mV), even for effective current source modulation values very near zero. In various embodiments, the voltage reference is driven to the programmable threshold level while the digital dimming further reduces the current of current source 106.
FIG. 2 illustrates a block diagram of a mixed mode dimming circuit 200 according to an embodiment. Mixed mode dimming circuit 200 comprises a reference voltage source 201, a plurality of switches 202 and 204, a low pass filter (LPF) 206, an optional gain stage 208, control switches 210, an n-type metal-oxide-semiconductor (NMOS) transistor 212, a resistor 214, a multiplexer 216, a modulator 218, a comparator 220, an enable circuit 222, a normalization circuit 224, and a modulator 226.
Reference voltage source 201 provides a first reference voltage Vref to a switching circuit formed of switches 202 and 204 and low pass filter 206 to produce a second reference voltage Vref2. Modulation circuit 218 drives switches 202 and 204. The second reference voltage Vref2 is a function of the duty cycle of the output of modulation circuit 218. The second reference voltage Vref2 is coupled through gain stage 208 and control switches 210 to the gate of a NMOS transistor 212 so that the voltage across resistor 214 is equal to the second reference voltage Vref2 multiplied by the voltage gain of optional gain stage 208 to set the value of the LED current I(LED). The NMOS transistor 212 and the resistor 214 form a current source for generating the LED current I(LED). Accordingly, the switching circuit formed of switches 202 and 204 and filter 206 generates a continuous range of reference voltages to adjust the current I(LED) in the LED array 102.
The second reference voltage Vref2 acts as a control signal to set the LED current I(LED). The second reference voltage Vref2 is set by the dimmer control signal Sd. In this example, the dimmer control signal Sd is compared to a threshold Th in comparison circuit 220. If the dimmer control signal Sd is greater than the threshold Th, then comparison circuit 220 causes multiplexer 216 to provide the dimmer control signal Sd to the input of modulator 218. Accordingly, when the dimmer control signal Sd is greater than the threshold Th, the dimmer control signal Sd sets the duty cycle of modulator 218, and therefore, the dimmer control signal Sd controls the value of the second reference voltage Vref2 and the LED current I(LED). Thus, the dimmer control signal Sd may be increased and decreased to control corresponding increases and decreases in the LED current I(LED). However, when the dimmer control signal Sd is less than the threshold Th, comparison circuit 220 causes multiplexer 216 to provide the threshold Th to the input of modulator 218. Accordingly, when the dimmer control signal Sd is less than the threshold Th, the threshold Th sets a minimum duty cycle on modulator 218, and therefore, the threshold Th sets a minimum value of the second reference voltage Vref2 and the LED current I(LED).
The dimmer control signal Sd is also coupled to modulator 226 through normalization circuit 224. When the dimmer control signal Sd is less than the threshold Th, comparison circuit 220 causes enable circuit 222 (e.g., a logic circuit) to couple an output of modulator 226 to control switches 210 to modulate the gate of NMOS transistor 212, and thereby modulate the LED current I(LED). When the dimmer control signal Sd is less than the threshold Th, modulator 226 may directly modulate NMOS transistor 212 by turning the current on and off according to the duty cycle of modulator 226. In this example, normalization circuit 224 scales the dimmer control signal Sd so that when the dimmer control signal Sd equals the threshold Th (at the transition point), modulator 226 is at full scale (e.g., control switches 210 are just starting to become active). In one embodiment, the dimmer control signal Sd may be constrained to powers of two (2), and normalization circuit 224 may be a shift circuit, for example, to normalize dimmer control signal Sd. As the dimmer control signal Sd decreases below the threshold Th, the duty cycle of modulator 226 increases the time that control switches 210 periodically turn off NMOS transistor 212. Therefore, below the threshold Th, the dimmer control signal Sd modulates the average current I(LED) by the product of the modulation provided by modulator 218 and modulator 226.
FIG. 3 illustrates a block diagram of a mixed mode dimming circuit 300 according to an embodiment. Mixed mode dimming circuit 300 comprises a current sink modulator 302, an accumulate and dump block 304, a multiplexer 306, a sigma-delta modulator 308, a comparator 310, a multiplexer 312, a normalization circuit 318, a pulse width modulator 324, and an OR gate 326. Modulator 302, accumulate and dump block 304, and sigma-delta modulator 308 provide the current control signals during the analog dimming mode. Normalization circuit 318, pulse width modulator 324, and OR gate 326 provide the current control signals during the digital dimming mode. Comparator 310 provides a control signal to switch between the analog dimming mode and the mixed mode dimming Normalization circuit 318 comprises an optional summing block 320 and a multiplying block 322.
Modulator 302 modulates a frequency signal (Fmod) with a reference duty control signal 332 and a content adaptive brightness control (CABC) signal 333 using, for example, sigma-delta modulation to generate a modulated signal 335. In this example, a 12 bit reference duty control signal 332 is modulated to a 1 bit signal. Although mixed mode dimming circuit 300 is described as including current sink modulator 302 and accumulate and dump block 304, other implementations can be used for multiplying the CABC signal 333 with the duty control signal 332. For example, a multiplier can be used instead of current sink modulator 302 and accumulate and dump block 304. Modulator 302 provides the modulated signal 335 to accumulate and dump block 304 and multiplexer 312. Accumulate and dump block 304 integrates the modulated signal from modulator 302 at a dump frequency F(dump), and provides an accumulated modulated signal 334 to multiplexer 306 and normalization circuit 318. In this example, the dump frequency can be the modulation frequency Fmod divided by 212. In this example, the accumulated modulated signal 334 is a 12 bit signal.
A digital mixed mode threshold signal 330 is provided to an input of multiplexer 306 and comparator 310. In some embodiments, the digital mixed mode threshold signal 330 is a programmable threshold.
Comparator 310 generates a mixed mode selection signal 336 to select between mixed mode dimming and analog dimming mode in response to the accumulated modulated signal 334 (e.g., duty cycle) being below or above, respectively, the digital mixed mode threshold signal 330. In this example, the mixed mode selection signal 336 is low when the accumulated modulated signal 334 is less than the mixed mode threshold signal 330. The mixed mode selection signal 336 is provided to multiplexer 306 and OR gate 326. Multiplexer 306 provides the digital mixed mode threshold signal 330 or the accumulated modulated signal 334 output from accumulate and dump block 304 in response to the mixed mode selection signal 336. Multiplexer 306 functions as a clamp on the analog duty cycle.
When the mixed mode selection signal 336 is high (e.g., the accumulated modulated signal 334 is greater than the digital mixed mode threshold signal 330), the circuit 300 operates in the analog dimming mode. The output of multiplexer 306 is modulated by sigma-delta modulator 308 at the modulation frequency Fmod, and the modulated signal is provided to multiplexer 312. Responsive to an enable mixed mode signal, multiplexer 312 provides the modulated signal 335 from modulator 302 or the output of sigma-delta modulator 308 to the control switches 206 and 204. When selected by enable mixed mode signal, multiplexer 312 provides modulated signal 335 as continuous control signal 338 as the output of multiplexer 312 to modulate the LED current I(LED) in a mode that bypasses the mixed dimming mode.
The output 340 of OR gate 326 is high, and the digital current signal is high while accumulate and dump 304 is greater than the mixed mode dimming threshold 330.
When the mixed mode selection signal 336 is low (e.g., the accumulated modulated signal 334 is less than the digital mixed mode threshold signal 330), the circuit 300 operates in the mixed mode dimming mode.
Summing block 320 adds one least significant bit (LSB) to the accumulated modulated signal 334 from accumulate and dump block 304 and provides the incremented signal to multiplying block 322. In some embodiments, mixed mode dimming circuit 300 does not include summing block 320. Multiplying block 322 multiplies the incremented signal by the reciprocal of the digital mixed mode threshold 330 to generate a normalized signal. In this example, the normalized signal has 9 bits. Pulse width modulator 324 pulse width modulates the normalized signal using the modulation frequency Fmod/8, and provides the pulse width modulated signal to the OR gate 326. OR gate 326 provides the pulse width modulated signal to enable circuit 222 when mixed mode selection signal 336 is low (the digital dimming mode is enabled). Otherwise, OR gate 326 provides mixed mode selection signal 336 to enable circuit 222 when mixed mode selection signal 336 is high (the analog dimming mode is enabled).
FIG. 4 illustrates a block diagram of a mixed mode dimming circuit 400 according to an embodiment. Mixed mode dimming circuit 400 is similar to mixed mode dimming circuit 300 and further comprises a shift block 404 and an optional summing block 406 instead of a summing block 320 and a multiplier 322. As an example, the dump frequency can be the modulation frequency Fmod divided by 212.
In various embodiments, mixed mode dimming circuit 400 includes a look up table (LUT) coupled between digital mixed mode threshold 330 and multiplexer 306 to provide a reduced digital mixed mode threshold 330 (e.g., subtraction of a bit from the threshold) when the accumulated modulated signal 334 is less than the digital mixed mode threshold signal 330.
Shift block 404 shifts the accumulated modulated signal 334 to the left by, for example, one bit, in response to log base 2 of the digital mixed mode threshold 330 where the threshold is a power of two (2).
In some embodiments, an optional summing block 406 adds one bit to the shifted signal of shift block 404. In this example, the output of the shift block 404 is 9 bits.
In various embodiments, digital mixed mode threshold 330 can be a ½N duty cycle.
In various embodiments, the modulation frequency Fmod can be 1.2 MHz, 2.4 MHz, 4.8 MHz or 19.2 MHz.
FIG. 5 illustrates a simplified diagram illustrating a process flow for controlling current in LED array 102 according to an embodiment. At 502, a continuous control signal (e.g., accumulated modulated signal 334) is monitored. If, at 504, the continuous control signal is above the threshold (e.g., digital mixed mode threshold 330), at 506, a continuous control signal 338 is generated to control LED current I(LED) in LED array 102 according to a range of control signal values (e.g., reference duty control signal 332). Otherwise, if, at 504, the continuous control signal is not above the threshold, at 508, a modulated digital signal 340 is also generated to control LED current I(LED) in LED array 102 according to a range of modulation values. At 510, a continuous control signal 338 is generated to control LED current I(LED) in LED array 102 according to the threshold. The continuous control signal 338 produces current in LED array 102 above a value (e.g., a current level that corresponds to a duty cycle based on the threshold), and the modulated digital signal 340 produces current in the light emitting diode array 102 below the value, in combination with the continuous control signal 338, which is operating at the threshold value.
The above description illustrates various embodiments of the present disclosure along with examples of how aspects of the particular embodiments may be implemented. The above examples should not be deemed to be the only embodiments, and are presented to illustrate the flexibility and advantages of the particular embodiments as defined by the following claims. Based on the above disclosure and the following claims, other arrangements, embodiments, implementations and equivalents may be employed without departing from the scope of the present disclosure as defined by the claims.

Claims (17)

What is claimed is:
1. A circuit comprising:
a current source to produce current to a light emitting diode array;
an analog dimming circuit to generate a continuous control signal to the current source to control the current in the light emitting diode array according to a range of control signal values when an input signal is above a threshold and to generate the continuous control signal according to a control signal value when the input signal is below the threshold; and
a digital modulation circuit to generate a modulated digital signal to the current source to control the current in the light emitting diode array according to a range of modulation values when the continuous control signal is below the threshold, wherein the digital modulation circuit comprises a normalization circuit to generate a normalized signal in response to the input signal and a first modulator coupled with the normalization circuit to generate the modulated digital signal in response to the normalized signal;
wherein the continuous control signal produces current from the current source into the light emitting diode array above a first value, and the modulated digital signal in combination with the continuous control signal produces current from the current source into the light emitting diode array below the first value.
2. The circuit of claim 1 wherein the analog dimming circuit comprises:
a second modulator to generate the continuous control signal in response to the input signal.
3. The circuit of claim 1 wherein the normalization circuit comprises:
a summing block to add a bit to the input signal to generate an incremented signal; and
a multiplying block coupled to the summing block to generate a normalized signal in response to the incremented signal.
4. The circuit of claim 1 wherein the normalization circuit comprises:
a shift left block to shift left the input signal to generate a normalized signal.
5. The circuit of claim 4 wherein the normalization circuit further comprises:
a summing block coupled to the shift left block to add a bit to the input signal.
6. A circuit comprising:
a current source to produce current to a light emitting diode array;
a switching circuit to receive a first reference voltage and produce a second reference voltage that sets a current in the current source, wherein the second reference voltage is based on a modulation value of a first modulation signal to the switching circuit;
a multiplexer to receive a threshold and a dimming control signal;
a comparison circuit to receive the threshold and the dimming control signal, the comparison circuit causing the multiplexer to output the dimming control signal when the dimming control signal is greater than the threshold;
a first modulator coupled to an output of the comparison circuit to receive one of the threshold and the dimming control signal and produce the first modulated signal, the first modulated signal having a modulation value corresponding to the greater of the threshold and the dimming control signal from the multiplexer; and
a second modulator to receive a signal corresponding to the dimming control signal, and in accordance therewith, produce a second modulation signal having a range of modulation values corresponding to dimming control signal values below the threshold;
wherein the switching circuit generates a continuous range of reference voltages to adjust the current in the light emitting diode array when the dimming control signal is above the threshold, and clamps the value at or below the threshold, and
wherein the second modulation signal turns the current source on and off across a range of modulations values when the dimming control signal is below the threshold.
7. The circuit of claim 6 further comprising a shift circuit configured between the dimmer control signal and the second modulator to normalize the dimmer control signal, wherein the dimmer control signal is equal to powers of two (2).
8. The circuit of claim 6 further comprising:
a third modulator coupled between the dimmer control signal and the multiplexer to generate a first modulated signal in response to the dimmer control signal,
wherein the second modulator generates the continuous control signal in response to the first modulated signal.
9. The circuit of claim 6 further comprising:
a third modulator and an accumulate and dump circuit coupled between the dimmer control signal and the multiplexer,
wherein the third modulator generates a first modulated signal in response to the dimmer control signal,
wherein the accumulate and dump circuit is coupled to the third modulator to generate an accumulated modulated signal in response to the first modulated signal;
a second modulator coupled to the accumulate and dump circuit to generate the continuous control signal in response to the accumulated modulated signal.
10. The circuit of claim 6 further comprising a normalization circuit coupled between the dimming control signal and the second modulator to provide the signal corresponding to the dimming control signal to the second modulator.
11. The circuit of claim 10 wherein the normalization circuit comprises:
a summing block to add a bit to the dimming control signal to generate an incremented signal; and
a multiplying block coupled to the summing block to generate the signal corresponding to the dimming control signal in response to the incremented signal.
12. The circuit of claim 10 wherein the normalization circuit comprises:
a shift left block to shift left the dimming control signal to the signal corresponding to the dimming control signal in response to the dimming control signal.
13. A method comprising:
generating a continuous control signal to control current in a light emitting diode array according to a range of control signal values when an input signal is above a threshold and to generate the continuous control signal according to a control signal value when the input signal is below the threshold; and
additionally generating a modulated digital signal to control the current in the light emitting diode array according to a range of modulation values when the continuous control signal is below the threshold, wherein generating the modulated digital signal further comprises generating a normalized signal in response to the input signal and generating the modulated digital signal in response to the normalized signal,
wherein the continuous control signal controls current in the light emitting diode array above a first value, and the combination of the continuous control signal and the modulated digital signal produces current in the light emitting diode array below the first value.
14. The method of claim 13 wherein generating the modulated digital signal includes:
adding a bit to the input signal to generate an incremented signal; and
multiplying the incremented signal by a reciprocal of the threshold to normalize the incremented signal.
15. The method of claim 14 wherein generating the modulated digital signal includes:
pulse width modulating the incremented signal to generate modulated digital signal.
16. The method of claim 13 wherein generating the modulated digital signal includes:
shifting the input signal to normalize the continuous control signal, wherein the continuous control signal is equal to powers of two.
17. The method of claim 16 wherein generating the modulated digital signal includes:
pulse width modulating the incremented signal to generate modulated digital signal.
US14/171,472 2014-02-03 2014-02-03 Circuits and methods for controlling current in a light emitting diode array Expired - Fee Related US9271351B2 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
US14/171,472 US9271351B2 (en) 2014-02-03 2014-02-03 Circuits and methods for controlling current in a light emitting diode array
PCT/US2015/014236 WO2015117124A1 (en) 2014-02-03 2015-02-03 Circuits and methods for controlling current in a light emitting diode array
KR1020167023507A KR20160117509A (en) 2014-02-03 2015-02-03 Circuits and methods for controlling current in a light emitting diode array
JP2016549456A JP2017505979A (en) 2014-02-03 2015-02-03 Circuit and method for controlling current in a light emitting diode array
EP15703440.6A EP3103314A1 (en) 2014-02-03 2015-02-03 Circuits and methods for controlling current in a light emitting diode array
CN201580006955.0A CN105960671A (en) 2014-02-03 2015-02-03 Circuits and methods for controlling current in a light emitting diode array

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/171,472 US9271351B2 (en) 2014-02-03 2014-02-03 Circuits and methods for controlling current in a light emitting diode array

Publications (2)

Publication Number Publication Date
US20150223299A1 US20150223299A1 (en) 2015-08-06
US9271351B2 true US9271351B2 (en) 2016-02-23

Family

ID=52463239

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/171,472 Expired - Fee Related US9271351B2 (en) 2014-02-03 2014-02-03 Circuits and methods for controlling current in a light emitting diode array

Country Status (6)

Country Link
US (1) US9271351B2 (en)
EP (1) EP3103314A1 (en)
JP (1) JP2017505979A (en)
KR (1) KR20160117509A (en)
CN (1) CN105960671A (en)
WO (1) WO2015117124A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10665181B2 (en) 2017-06-28 2020-05-26 Apple Inc. Backlights with dynamic dimming ranges

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6566354B2 (en) * 2015-08-25 2019-08-28 パナソニックＩｐマネジメント株式会社 Dimming control device, lighting system, and equipment
KR20170045452A (en) * 2015-10-16 2017-04-27 삼성디스플레이 주식회사 Backlight unit, method for driving thereof, and display device including the same
FR3063198B1 (en) 2017-02-23 2019-04-19 Valeo Vision METHOD AND CONTROL MODULE FOR LUMINOUS SOURCES WITH PULSE LUMINOUS FLUX OF A MOTOR VEHICLE
CN108322959B (en) * 2017-11-03 2024-03-15 赛尔富电子有限公司 Dimming system of LED lamp
DE102020100335A1 (en) * 2020-01-09 2021-07-15 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung IMAGE FOR A DISPLAY DEVICE AND DISPLAY DEVICE

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6593709B2 (en) 2000-09-15 2003-07-15 Fairchild Korea Semiconductor Ltd. Dual mode electronic dimmer
US20090140666A1 (en) 2007-11-29 2009-06-04 Richtek Technology Corporation, R.O.C. Dimming control circuit and method for generating analog and digital signals according to one analog control signal
US20090302779A1 (en) * 2008-06-04 2009-12-10 Mckinney Steven J Hybrid-control current driver for dimming and color mixing in display and illumination systems
WO2011024101A1 (en) 2009-08-26 2011-03-03 Koninklijke Philips Electronics N.V. METHOD AND APPARATUS FOR CONTROLLING DIMMING LEVELS OF LEDs
US20110127921A1 (en) 2009-11-30 2011-06-02 Li-Wei Lin Light-emitting Diode (LED) Current Balance Circuit
US8026676B2 (en) 2008-10-08 2011-09-27 Richtek Technology Corporation, R.O.C. Dimming control circuit
US8198832B2 (en) 2010-08-13 2012-06-12 Linear Technology Corporation Method and system for extending PWM dimming range in LED drivers
US20130147381A1 (en) 2011-12-08 2013-06-13 Shenzhen China Star Optoelectronics Technology Co., Ltd. Driving circuit and driving method for light emitting diode and display apparatus using the same
US20130234612A1 (en) * 2012-03-09 2013-09-12 Silergy Semiconductor Technology (Hangzhou) Ltd Blend dimming circuits and relevant methods

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009123681A (en) * 2007-10-25 2009-06-04 Panasonic Electric Works Co Ltd Led dimming apparatus
CN101206242B (en) * 2007-12-19 2010-06-09 湖南大学 Method for controlling voltage and frequency of FM resonance type extra-high voltage test power supply
CN101902861B (en) * 2010-08-10 2013-09-11 友达光电股份有限公司 LED driving method and LED driving circuit

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6593709B2 (en) 2000-09-15 2003-07-15 Fairchild Korea Semiconductor Ltd. Dual mode electronic dimmer
US20090140666A1 (en) 2007-11-29 2009-06-04 Richtek Technology Corporation, R.O.C. Dimming control circuit and method for generating analog and digital signals according to one analog control signal
US20090302779A1 (en) * 2008-06-04 2009-12-10 Mckinney Steven J Hybrid-control current driver for dimming and color mixing in display and illumination systems
US8026676B2 (en) 2008-10-08 2011-09-27 Richtek Technology Corporation, R.O.C. Dimming control circuit
WO2011024101A1 (en) 2009-08-26 2011-03-03 Koninklijke Philips Electronics N.V. METHOD AND APPARATUS FOR CONTROLLING DIMMING LEVELS OF LEDs
US20110127921A1 (en) 2009-11-30 2011-06-02 Li-Wei Lin Light-emitting Diode (LED) Current Balance Circuit
US8198832B2 (en) 2010-08-13 2012-06-12 Linear Technology Corporation Method and system for extending PWM dimming range in LED drivers
US20130147381A1 (en) 2011-12-08 2013-06-13 Shenzhen China Star Optoelectronics Technology Co., Ltd. Driving circuit and driving method for light emitting diode and display apparatus using the same
US20130234612A1 (en) * 2012-03-09 2013-09-12 Silergy Semiconductor Technology (Hangzhou) Ltd Blend dimming circuits and relevant methods

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
International Search Report and Written Opinion-PCT/US2015/014236-ISA/EPO-Jun. 18, 2015.
Texas Instruments Incorporated, "High-Efficiency 6-Channel WLED Driver Supporting Single-Cell Li-Ion Battery Input," SLVSBM5A-Dec. 2012-Revised Aug. 2013, TPS61176, 29 pages.

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10665181B2 (en) 2017-06-28 2020-05-26 Apple Inc. Backlights with dynamic dimming ranges

Also Published As

Publication number Publication date
CN105960671A (en) 2016-09-21
JP2017505979A (en) 2017-02-23
WO2015117124A1 (en) 2015-08-06
KR20160117509A (en) 2016-10-10
EP3103314A1 (en) 2016-12-14
US20150223299A1 (en) 2015-08-06

Similar Documents

Publication Publication Date Title
US9271351B2 (en) Circuits and methods for controlling current in a light emitting diode array
US9313853B2 (en) Combined digital modulation and current dimming control for light emitting diodes
TWI391028B (en) Light emitting diode module
US8217584B2 (en) Driving circuit for driving light emitting diodes and dimmer
US7642734B2 (en) Method and system for dimming light sources
US9609712B2 (en) Signal generating method and circuit for controlling dimming of LED
US7342577B2 (en) Light emitting diode driving apparatus with high power and wide dimming range
US8487538B2 (en) Driving power control circuit for light emitting diode and method thereof
US9967945B2 (en) Electronic apparatus
CN101340758A (en) Control device and control method, and planar light source and control method of planar light source
US20180293946A1 (en) Shadow mask assemblies and reusing methods of shadow mask assemblies thereof
KR100968979B1 (en) Light emitting diode driver controlling brightness with input power
KR101046124B1 (en) LED driving circuit
US20160232832A1 (en) Display device and method for driving backlight thereof
CN110189712B (en) Backlight module driving circuit, display device and control method
KR100930197B1 (en) LED Driver Adjusting Luminance According to Input Power
KR20070008107A (en) Led array driving apparatus
US20140028193A1 (en) Light source dimming control circuit
KR102103798B1 (en) Method of driving light-source, light-source apparatus for performing the method and display apparatus having the light-source apparatus
US9583050B2 (en) Display apparatus and backlight driving module
TWI400000B (en) Brightness-enhancement driving apparatus for led array
KR20130063878A (en) Led driver apparatus
KR20080042355A (en) Display device and backlight unit
KR102051733B1 (en) Led driver circuit
US10412803B1 (en) Lighting system, control device and control method

Legal Events

Date Code Title Description
AS Assignment

Owner name: QUALCOMM INCORPORATED, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:STOCKSTAD, TROY;LIU, BING;RUTKOWSKI, JOSEPH D;REEL/FRAME:032711/0565

Effective date: 20140414

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20200223