US9142688B2 - Gallium nitride-based diode and method of fabricating the same - Google Patents

Gallium nitride-based diode and method of fabricating the same Download PDF

Info

Publication number
US9142688B2
US9142688B2 US14/447,225 US201414447225A US9142688B2 US 9142688 B2 US9142688 B2 US 9142688B2 US 201414447225 A US201414447225 A US 201414447225A US 9142688 B2 US9142688 B2 US 9142688B2
Authority
US
United States
Prior art keywords
gan
based semiconductor
semiconductor layer
intrinsic
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US14/447,225
Other versions
US20150034964A1 (en
Inventor
Motonobu Takeya
Kang Nyung LEE
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seoul Semiconductor Co Ltd
Original Assignee
Seoul Semiconductor Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seoul Semiconductor Co Ltd filed Critical Seoul Semiconductor Co Ltd
Assigned to SEOUL SEMICONDUCTOR CO., LTD. reassignment SEOUL SEMICONDUCTOR CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TAKEYA, MOTONOBU
Publication of US20150034964A1 publication Critical patent/US20150034964A1/en
Application granted granted Critical
Publication of US9142688B2 publication Critical patent/US9142688B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861—Diodes
    • H01L29/872—Schottky diodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/0242—Crystalline insulating materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H01L21/0254—Nitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02609—Crystal orientation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • H01L21/02647—Lateral overgrowth
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642—Isolation within the component, i.e. internal isolation
    • H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003—Nitride compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/47—Schottky barrier electrodes
    • H01L29/475—Schottky barrier electrodes on AIII-BV compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
    • H01L29/6609—Diodes
    • H01L29/66143—Schottky diodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
    • H01L29/66196—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices with an active layer made of a group 13/15 material
    • H01L29/66204—Diodes
    • H01L29/66212—Schottky diodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • H01L29/045—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/30—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by physical imperfections; having polished or roughened surface
    • H01L29/32—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by physical imperfections; having polished or roughened surface the imperfections being within the semiconductor body

Definitions

  • Exemplary embodiments of the present disclosure relate to a gallium nitride (GaN)-based Schottky diode and a method of fabricating the same.
  • GaN gallium nitride
  • a three-phase AC generator, a generator AC bridge, or a rectifier is used.
  • the rectifier is formed of 6 semiconductors each having a pn switching unit made of silicon.
  • the diodes are designed to tolerate high current (e.g., up to current density of 500 A/cm 2 ) and high temperature (e.g., up to a depletion layer temperature Tj of ⁇ 225° C.).
  • a voltage drop in a flow direction that is, a flow voltage UF, is about 1 volt at high current levels.
  • a very low blocking current IR flows up to a breakdown voltage UZ.
  • the blocking current greatly rises upon reaching the breakdown voltage UZ. Accordingly, rise of a voltage higher than the breakdown voltage UZ is suppressed.
  • Diodes are divided into a high-blocking diode (HS-diode) having a breakdown voltage UZ in a region between about 200 to 400 volts and a Z-diode having a blocking voltage in response to voltage of a vehicle electricity system between about 20 to 40 volts.
  • the high-blocking diodes (HS-diodes) should not operate at breakdown.
  • the Z-diodes may also be subject to a load up to a very high voltage within a short time at breakdown. Accordingly, the diodes are installed to restrict voltage of a generator that has excessively risen when a load varies or a load dump drops.
  • Some of the well-known disadvantages of a pn-diode flow voltage include a forward loss and reduced efficiency of the generator attributable to the forward loss.
  • an average forward loss reaches about 200 W because two diodes connected in series are inserted into the center of the generator.
  • the heating of diodes and a rectifier related to the generator needs to be reduced by expensive cooling measures (e.g., a cooler and/or a fan).
  • Schottky Barrier Diodes are mounted instead of the pn-diodes in order to reduce a forward loss.
  • the Schottky-diode is a metal-semiconductor conversion device having an electrical characteristic curve similar to that of the pn-diode.
  • a flow voltage can be freely selected within a specific limit by selecting a metal, and may be set to be lower than that of the pn-diode. Accordingly, the flow voltage UF of 0.5 V to 06 V, for example, may be implemented without difficulties.
  • a so-called (energy-) barrier height (PhiBn) is defined. Only electrons capable of overcoming the barrier may help a current flow.
  • the barrier height may have an influence on properly selecting a “barrier metal”.
  • the barrier height (PhiBn) is also applied to a semiconductor used (semiconductor materials: a covalent bond or ion semiconductor, n- or p-doping).
  • the Schottky diode has low price competitiveness because it is made with an expensive gallium nitride (GaN) substrate.
  • GaN gallium nitride
  • An embodiment of the present disclosure relates to a GaN-based Schottky diode that is inexpensive and has excellent characteristics.
  • An embodiment of the present disclosure relates to a GaN-based Schottky diode fabricated in a sapphire substrate and configured to have a high voltage-resistant characteristic.
  • a GaN-based diode may include an intrinsic GaN-based semiconductor layer, GaN-based semiconductor layers configured to have a first conductivity type and bonded to the intrinsic GaN-based semiconductor layer, a first electrode made of metal and placed on a surface opposite a surface bonded to the GaN-based semiconductor layers of the intrinsic GaN-based semiconductor layer, a second electrode placed on a surface opposite to a surface bonded to the intrinsic GaN-based semiconductor layer of the GaN-based semiconductor layers of the first conductivity type, and voltage-resistant layers configured to have a second conductivity type and formed in regions of the intrinsic GaN-based semiconductor layer that come in contact with edges of the first electrode.
  • the intrinsic GaN-based semiconductor layer may be formed by growing the voltage-resistant layers as a seed layer in an Epitaxial Lateral Overgrowth (ELO) manner.
  • ELO Epitaxial Lateral Overgrowth
  • the GaN-based diode may further include Threading Dislocation (TD) blocking insulating layers configured to block a TD generated in areas overlapping the second conductivity type voltage-resistant layers.
  • TD Threading Dislocation
  • the GaN-based semiconductor layers of the first conductivity type may be formed by performing ELO growth on exposed surfaces of the intrinsic GaN-based semiconductor layer, not covered with the TD blocking insulating layers, in the first conductivity type in the state in which the TD blocking insulating layers have been formed over the intrinsic GaN-based semiconductor layer.
  • the intrinsic GaN-based semiconductor layer may be formed by performing ELO growth using the GaN-based semiconductor layers of the first conductivity type as a seed layer.
  • the GaN-based diode may further include a substrate made of thermally conductive materials and attached to the second electrode.
  • a method of fabricating a GaN-based diode may include forming GaN-based semiconductor layers of a second conductivity type in some regions over a sapphire substrate, forming an intrinsic GaN-based semiconductor layer by growing a GaN-based semiconductor in an ELO manner using the GaN-based semiconductor layers of the second conductivity type as a seed layer, forming lower TD blocking insulating layers in some regions over the intrinsic GaN-based semiconductor layer, forming GaN-based semiconductor layers of a first conductivity type by growing a GaN-based semiconductor of the first conductivity type in an ELO manner using the lower TD blocking insulating layers as an ELO growth mask, forming a second electrode made of conductive materials over the GaN-based semiconductor layers of the first conductivity type and the lower TD blocking insulating layers, attaching a second substrate made of metal to the second electrode, removing the sapphire substrate, forming upper TD blocking insulating layers in areas of a surface from which the sapphire substrate has been removed which overlap the lower
  • GaN may be grown in a ⁇ 1 1 00> direction or in a ⁇ 11 2 0> direction.
  • the first electrode may be formed by depositing Ni or Au.
  • the second electrode may be made of a metal material, including at least one of Ti, Al, Au, and Ni, or AuSn.
  • a gallium nitride (GaN)-based diode may include an intrinsic GaN-based semiconductor layer, GaN-based semiconductor layers with n+ type and bonded to the intrinsic GaN-based semiconductor layer, a first electrode made of metal and positioned on a surface opposite a surface bonded to the GaN-based semiconductor layers of the intrinsic GaN-based semiconductor layer, a second electrode positioned on a surface opposite to a surface bonded to the intrinsic GaN-based semiconductor layer of the GaN-based semiconductor layers of the n+ type, and voltage-resistant layers with a p type and formed in regions of the intrinsic GaN-based semiconductor layer that come in contact with edges of the first electrode.
  • GaN gallium nitride
  • FIG. 1A is a cross-sectional view illustrating the structure of a GaN-based diode according to an embodiment of the present disclosure
  • FIG. 1B is a plan view illustrating the structure of the GaN-based diode according to an embodiment of the present disclosure
  • FIG. 2A is a cross-sectional view of a depletion layer when the GaN-based diode of FIG. 1A is in a floating state;
  • FIG. 2B is a cross-sectional view of the depletion layer when the GaN-based diode of FIG. 1A is in a reverse bias state;
  • FIG. 3A is a graph illustrating the potential barrier of the depletion layer when the GaN-based diode of FIG. 1A is in a floating state;
  • FIG. 3B is a graph illustrating the potential barrier of the depletion layer when the GaN-based diode of FIG. 1A is in a forward bias state;
  • FIG. 3C is a graph illustrating the potential barrier of the depletion layer when the GaN-based diode of FIG. 1A is in a reverse bias state.
  • FIGS. 4A to 4G are cross-sectional views illustrating a method of fabricating the GaN-based diode of FIG. 1A .
  • a layer when it is described that a layer is “on” another layer or a substrate, the layer may be directly formed on another layer or the substrate or a third layer may be interposed between the layer and another layer or the substrate.
  • directional expressions such as “the upper side”, an “upper part”, and an “upper surface” may also be understood as meanings, such as “the lower side”, a “lower part”, and a “lower surface”. That is, expressions in spatial directions should be interpreted as being relative directions, but should not be interpreted as being limited as if the spatial directions mean absolute directions.
  • FIGS. 1A and 1B illustrate the structure of a GaN-based diode according to an embodiment of the present disclosure.
  • the illustrated GaN-based diode includes an intrinsic GaN-based semiconductor layer 30 , n+type GaN-based semiconductor layers 50 configured to have a first conductivity type and bonded to the intrinsic GaN-based semiconductor layer 30 , a first electrode 7 made of metal and placed on a surface opposite a surface bonded to the intrinsic GaN-based semiconductor layer 30 , a second electrode 60 placed on a surface opposite to the Schottky junctions of the n+type GaN-based semiconductor layers 50 of the first conductivity type, and p type voltage-resistant layers 20 formed in some regions of the intrinsic GaN-based semiconductor layer 30 that come in contact with the edges of the first electrode 7 .
  • the first electrode 7 functions as a kind of Schottky metal.
  • the first electrode 7 and the n+type GaN-based semiconductor layer 50 form a Schottky barrier with the intrinsic GaN-based semiconductor layer 30 interposed therebetween. That is, the intrinsic GaN-based semiconductor layer 30 may function as an epitaxial layer in which a depletion layer between the first electrode 7 , that is, Schottky metal, and the n+type GaN-based semiconductor layer 50 is formed.
  • the n+type GaN-based semiconductor layer 50 transfers its electrons to the intrinsic GaN-based semiconductor layer 30 so that the intrinsic GaN-based semiconductor layer 30 functions as an epitaxial layer in terms of the Schottky barrier structure.
  • an n-type GaN-based semiconductor layer doped with impurities having a lower concentration than those of the n+type GaN-based semiconductor layer 50 may be formed instead of the intrinsic GaN-based semiconductor layer 30 .
  • the illustrated GaN-based diode includes Threading Dislocation (TD) blocking insulating layers 10 and 40 for blocking a TD in the central area of the stack structure and areas that overlap the p type voltage-resistant layers 20 .
  • the TD blocking insulating layers 10 and 40 may include lower TD blocking insulating layers 40 formed on the junctions of the intrinsic GaN-based semiconductor layer 30 and the n+type GaN-based semiconductor layer 50 and upper TD blocking insulating layers 10 formed on the junctions of the intrinsic GaN-based semiconductor layer 30 and the first electrode 7 .
  • the TD blocking insulating layers 10 and 40 function to suppress a side effect attributable to a TD that is generated when fabricating the GaN-based Schottky diode according to the present embodiment using a method of growing a GaN-based semiconductor on a sapphire substrate having a relatively low manufacturing cost in an Epitaxial Lateral Overgrowth (ELO) manner.
  • ELO Epitaxial Lateral Overgrowth
  • a TD may be formed in the central area of the stack structure. As illustrated, the upper/lower TD blocking insulating layers 10 and 40 are formed in order to block such a TD.
  • the p type voltage-resistant layers 20 together with the first electrode 7 made of metal, form Schottky junctions corresponding to the intrinsic GaN-based semiconductor layer 30 . Since the p type voltage-resistant layer 20 is present, the Schottky junction has a shape similar to that of a trench, thereby being capable of further increasing a forward current density.
  • the p type voltage-resistant layers 20 are also formed under the edges of the first electrode 7 , that is, areas on which a TD is concentrated, thus contributing to obtaining a high voltage-resistant characteristic along with the TD blocking insulating layers 10 and 40 .
  • the first electrode 7 functions as the anode electrode of the GaN-based Schottky diode
  • the second electrode 60 functions as the cathode electrode of the GaN-based Schottky diode.
  • the first electrode 7 is made of metal because it functions as a Schottky metal that forms the Schottky junction.
  • the first electrode 7 may be formed by depositing Ni/Au.
  • the second electrode 60 may be made of conductive materials. If the usage of the GaN-based Schottky diode and heat-dissipation processing for the GaN-based Schottky diode is important, the second electrode 60 may be made of metal materials having excellent thermal conductivity. For example, the second electrode 60 may be formed by depositing Ti/Al/Ti/Au or using AuSn. In some implementations, the second electrode 60 may be attached to a thermally conductive substrate for dissipating heat, or may be part of a structure (e.g., a via hole or a draw line) for configuring a circuit.
  • a structure e.g., a via hole or a draw line
  • FIG. 2A is a cross-sectional view of the depletion layer DA when the GaN-based diode of FIG. 1A is in the floating state
  • FIG. 2B is a cross-sectional view of the depletion layer DA when the GaN-based diode of FIG. 1A is in the reverse bias state.
  • FIG. 3A is a graph illustrating the potential barrier of the depletion layer when the GaN-based diode of FIG. 1A is in the floating state
  • FIG. 3B is a graph illustrating the potential barrier of the depletion layer when the GaN-based diode of FIG. 1A is in the forward bias state
  • FIG. 3C is a graph illustrating the potential barrier of the depletion layer when the GaN-based diode of FIG. 1A is in the reverse bias state.
  • the potential barrier for blocking a movement of charge carriers between the anode electrode and the cathode electrode in the floating state is formed at the junction of metal and the n type GaN-based semiconductor.
  • FIGS. 4A to 4G are cross-sectional views illustrating a method of fabricating the GaN-based diode of FIG. 1A .
  • a p type GaN-based semiconductor layer 20 - 1 is formed on a sapphire substrate 1 to a specific thickness.
  • the p type GaN-based semiconductor layer 20 - 1 having a thickness of 2 ⁇ m may be formed using Mg as a dopant.
  • an intrinsic GaN-based semiconductor layer may be formed instead of the p type GaN-based semiconductor layer 20 - 1 .
  • the p type GaN-based semiconductor layer 20 - 1 may be formed in such a way as to grow the p type GaN-based semiconductor layer 20 - 1 on a GaN structure in a ⁇ 1 1 100> direction.
  • the p type GaN-based semiconductor layer 20 - 1 may be grown on the GaN structure in a ⁇ 11 2 0> direction.
  • a seed p type GaN-based semiconductor layer 20 - 2 is formed by etching the p type GaN-based semiconductor layer 20 - 1 of FIG. 4A .
  • other processes such as photolithography for etching, are included. It may be seen that some of the sapphire substrate 1 has been etched by the etching.
  • the intrinsic GaN-based semiconductor layer 30 is formed by growing the GaN-based semiconductor using the seed p type GaN-based semiconductor layer 20 - 2 as a seed layer in an ELO manner.
  • the lower TD blocking insulating layers 40 are formed on the intrinsic GaN-based semiconductor layer 30 .
  • the lower TD blocking insulating layers 40 may be deposited using SiO 2 materials, for example, and may be then formed into shapes, such as those illustrated in FIG. 4C , by an etch process, such as photolithography.
  • the seed p type GaN-based semiconductor layers 20 - 2 are partially grown by ELO growth, thus having the shapes of the p type voltage-resistant layers 20 of FIG. 1A .
  • the lower TD blocking insulating layers 40 may be selectively formed in the upper regions of the seed p type GaN-based semiconductor layers 20 - 2 in which a TD is likely to occur and the central area of the entire ELO growth structure.
  • the n+type GaN-based semiconductor layers 50 are formed by growing an n+type GaN-based semiconductor in an ELO manner using the lower TD blocking insulating layers 40 as an ELO growth mask.
  • the second electrode 60 made of conductive materials is formed on the n+type GaN-based semiconductor layers 50 and the lower TD blocking insulating layers 40 .
  • a second substrate 2 made of metal is attached to the second electrode 60 .
  • the second electrode 60 may be formed of a conductive layer made of non-metallic conductive materials, but is advantageously made of metal, such as Ti/Al/Au or Ni/Au, or AuSn since the usage of the Schottky diode and the dissipation of heat due to metal characteristics are important.
  • the second substrate 2 may be made of non-metal capable of securing physical strength, but is advantageously made of metal, such as Mo/Si in terms of the dissipation of heat.
  • the stack structure of FIG. 4E may be inverted, and a process of removing the sapphire substrate 1 may be performed.
  • the sapphire substrate 1 may be removed by a laser lift-off process.
  • dry etch may be performed in order to remove a surface damaged by the lift-off process.
  • the upper TD blocking insulating layers 10 are formed at places that overlap the lower TD blocking insulating layers 40 over a surface from which the sapphire substrate 1 has been removed.
  • the upper TD blocking insulating layers 10 may be deposited using SiO 2 materials, for example, and may be then formed into shapes, such as those illustrated in FIG. 4F , by an etch process, such as photolithography.
  • the first electrode 7 may be formed by depositing Ni/Au.
  • the first electrode 7 is formed in such a way as to cover part (e.g., about a half) of the upper region of the p type voltage-resistant layer 20 so that the p type voltage-resistant layers 20 are placed under the edges of the first electrode 7 .
  • GaN-based diode according to an embodiment of the present disclosure is implemented, there is an advantage in that a Schottky diode having excellent characteristics can be inexpensively fabricated.
  • the present disclosure is advantageous in that it can provide a Schottky diode that is fabricated on a sapphire substrate and that has a high voltage-resistant characteristic.

Abstract

A GaN-based diode may include an intrinsic GaN-based semiconductor layer, GaN-based semiconductor layers configured to have a first conductivity type and bonded to the intrinsic GaN-based semiconductor layer. A first electrode made of metal is placed on a surface opposite a surface bonded to the GaN-based semiconductor layers of the intrinsic GaN-based semiconductor layer; a second electrode is placed on a surface opposite to a surface bonded to the intrinsic GaN-based semiconductor layer of the GaN-based semiconductor layers of the first conductivity type. Voltage-resistant layers configured to have a second conductivity type are formed in regions of the intrinsic GaN-based semiconductor layer that come in contact with edges of the first electrode.

Description

CROSS-REFERENCES TO RELATED APPLICATION
The present application claims priority under 35 U.S.C. 119(a) to Korean Application No. 10-2013-0090052, filed on Jul. 30, 2013, in the Korean Intellectual Property Office, which is incorporated herein by reference in its entirety.
BACKGROUND
Exemplary embodiments of the present disclosure relate to a gallium nitride (GaN)-based Schottky diode and a method of fabricating the same.
For rectification, a three-phase AC generator, a generator AC bridge, or a rectifier is used. In general, the rectifier is formed of 6 semiconductors each having a pn switching unit made of silicon. In order for the diodes to operate, the diodes are designed to tolerate high current (e.g., up to current density of 500 A/cm2) and high temperature (e.g., up to a depletion layer temperature Tj of <225° C.). In general, a voltage drop in a flow direction, that is, a flow voltage UF, is about 1 volt at high current levels. When the diodes operate in a blocking direction, a very low blocking current IR flows up to a breakdown voltage UZ. The blocking current greatly rises upon reaching the breakdown voltage UZ. Accordingly, rise of a voltage higher than the breakdown voltage UZ is suppressed.
Diodes are divided into a high-blocking diode (HS-diode) having a breakdown voltage UZ in a region between about 200 to 400 volts and a Z-diode having a blocking voltage in response to voltage of a vehicle electricity system between about 20 to 40 volts. The high-blocking diodes (HS-diodes) should not operate at breakdown. The Z-diodes may also be subject to a load up to a very high voltage within a short time at breakdown. Accordingly, the diodes are installed to restrict voltage of a generator that has excessively risen when a load varies or a load dump drops.
Some of the well-known disadvantages of a pn-diode flow voltage include a forward loss and reduced efficiency of the generator attributable to the forward loss. In a generator of 100 A, an average forward loss reaches about 200 W because two diodes connected in series are inserted into the center of the generator. The heating of diodes and a rectifier related to the generator needs to be reduced by expensive cooling measures (e.g., a cooler and/or a fan).
In general, so-called Schottky Barrier Diodes (SBDs) are mounted instead of the pn-diodes in order to reduce a forward loss. The Schottky-diode is a metal-semiconductor conversion device having an electrical characteristic curve similar to that of the pn-diode. Unlike in the pn-diode, in the Schottky-diode, a flow voltage can be freely selected within a specific limit by selecting a metal, and may be set to be lower than that of the pn-diode. Accordingly, the flow voltage UF of 0.5 V to 06 V, for example, may be implemented without difficulties. When metal is selected, a so-called (energy-) barrier height (PhiBn) is defined. Only electrons capable of overcoming the barrier may help a current flow. The barrier height may have an influence on properly selecting a “barrier metal”. Furthermore, the barrier height (PhiBn) is also applied to a semiconductor used (semiconductor materials: a covalent bond or ion semiconductor, n- or p-doping).
In general, the Schottky diode has low price competitiveness because it is made with an expensive gallium nitride (GaN) substrate.
SUMMARY
An embodiment of the present disclosure relates to a GaN-based Schottky diode that is inexpensive and has excellent characteristics.
An embodiment of the present disclosure relates to a GaN-based Schottky diode fabricated in a sapphire substrate and configured to have a high voltage-resistant characteristic.
In one embodiment, a GaN-based diode may include an intrinsic GaN-based semiconductor layer, GaN-based semiconductor layers configured to have a first conductivity type and bonded to the intrinsic GaN-based semiconductor layer, a first electrode made of metal and placed on a surface opposite a surface bonded to the GaN-based semiconductor layers of the intrinsic GaN-based semiconductor layer, a second electrode placed on a surface opposite to a surface bonded to the intrinsic GaN-based semiconductor layer of the GaN-based semiconductor layers of the first conductivity type, and voltage-resistant layers configured to have a second conductivity type and formed in regions of the intrinsic GaN-based semiconductor layer that come in contact with edges of the first electrode.
The intrinsic GaN-based semiconductor layer may be formed by growing the voltage-resistant layers as a seed layer in an Epitaxial Lateral Overgrowth (ELO) manner.
The GaN-based diode may further include Threading Dislocation (TD) blocking insulating layers configured to block a TD generated in areas overlapping the second conductivity type voltage-resistant layers.
The GaN-based semiconductor layers of the first conductivity type may be formed by performing ELO growth on exposed surfaces of the intrinsic GaN-based semiconductor layer, not covered with the TD blocking insulating layers, in the first conductivity type in the state in which the TD blocking insulating layers have been formed over the intrinsic GaN-based semiconductor layer.
The intrinsic GaN-based semiconductor layer may be formed by performing ELO growth using the GaN-based semiconductor layers of the first conductivity type as a seed layer.
The GaN-based diode may further include a substrate made of thermally conductive materials and attached to the second electrode.
In another embodiment, a method of fabricating a GaN-based diode may include forming GaN-based semiconductor layers of a second conductivity type in some regions over a sapphire substrate, forming an intrinsic GaN-based semiconductor layer by growing a GaN-based semiconductor in an ELO manner using the GaN-based semiconductor layers of the second conductivity type as a seed layer, forming lower TD blocking insulating layers in some regions over the intrinsic GaN-based semiconductor layer, forming GaN-based semiconductor layers of a first conductivity type by growing a GaN-based semiconductor of the first conductivity type in an ELO manner using the lower TD blocking insulating layers as an ELO growth mask, forming a second electrode made of conductive materials over the GaN-based semiconductor layers of the first conductivity type and the lower TD blocking insulating layers, attaching a second substrate made of metal to the second electrode, removing the sapphire substrate, forming upper TD blocking insulating layers in areas of a surface from which the sapphire substrate has been removed which overlap the lower TD blocking insulating layers, and forming a first electrode in a region over the upper TD blocking insulating layers.
In forming the GaN-based semiconductor layers of the second conductivity type in some regions over the sapphire substrate, GaN may be grown in a <1 100> direction or in a <11 20> direction.
The first electrode may be formed by depositing Ni or Au.
The second electrode may be made of a metal material, including at least one of Ti, Al, Au, and Ni, or AuSn.
In another embodiment, a gallium nitride (GaN)-based diode may include an intrinsic GaN-based semiconductor layer, GaN-based semiconductor layers with n+ type and bonded to the intrinsic GaN-based semiconductor layer, a first electrode made of metal and positioned on a surface opposite a surface bonded to the GaN-based semiconductor layers of the intrinsic GaN-based semiconductor layer, a second electrode positioned on a surface opposite to a surface bonded to the intrinsic GaN-based semiconductor layer of the GaN-based semiconductor layers of the n+ type, and voltage-resistant layers with a p type and formed in regions of the intrinsic GaN-based semiconductor layer that come in contact with edges of the first electrode.
BRIEF DESCRIPTION OF THE DRAWINGS
The above and other aspects, features and other advantages will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings, in which:
FIG. 1A is a cross-sectional view illustrating the structure of a GaN-based diode according to an embodiment of the present disclosure;
FIG. 1B is a plan view illustrating the structure of the GaN-based diode according to an embodiment of the present disclosure;
FIG. 2A is a cross-sectional view of a depletion layer when the GaN-based diode of FIG. 1A is in a floating state;
FIG. 2B is a cross-sectional view of the depletion layer when the GaN-based diode of FIG. 1A is in a reverse bias state;
FIG. 3A is a graph illustrating the potential barrier of the depletion layer when the GaN-based diode of FIG. 1A is in a floating state;
FIG. 3B is a graph illustrating the potential barrier of the depletion layer when the GaN-based diode of FIG. 1A is in a forward bias state;
FIG. 3C is a graph illustrating the potential barrier of the depletion layer when the GaN-based diode of FIG. 1A is in a reverse bias state; and
FIGS. 4A to 4G are cross-sectional views illustrating a method of fabricating the GaN-based diode of FIG. 1A.
 DETAILED DESCRIPTION
Hereinafter, some embodiments of the present disclosure are described with reference to the accompanying drawings. The thickness of lines and the size of elements shown in the drawings may have been enlarged for the clarity of a description and for convenience.
Furthermore, terms to be described later are defined by taking the functions of embodiments of the present disclosure into consideration, and may be different according to the operator's intention or usage. Accordingly, the terms should be defined based on the overall contents of the specification.
For example, in the specification, when it is described that a layer is “on” another layer or a substrate, the layer may be directly formed on another layer or the substrate or a third layer may be interposed between the layer and another layer or the substrate. Furthermore, in the specification, directional expressions, such as “the upper side”, an “upper part”, and an “upper surface” may also be understood as meanings, such as “the lower side”, a “lower part”, and a “lower surface”. That is, expressions in spatial directions should be interpreted as being relative directions, but should not be interpreted as being limited as if the spatial directions mean absolute directions.
Furthermore, the following embodiments are not intended to limit the scope of the present disclosure, but are intended to illustrate elements proposed in the claims of the present disclosure. An embodiment including an element that is included in the technical spirit written in the specification of the present disclosure and that may be substituted with an element of the claims may be included in the scope of the present disclosure.
FIGS. 1A and 1B illustrate the structure of a GaN-based diode according to an embodiment of the present disclosure. The illustrated GaN-based diode includes an intrinsic GaN-based semiconductor layer 30, n+type GaN-based semiconductor layers 50 configured to have a first conductivity type and bonded to the intrinsic GaN-based semiconductor layer 30, a first electrode 7 made of metal and placed on a surface opposite a surface bonded to the intrinsic GaN-based semiconductor layer 30, a second electrode 60 placed on a surface opposite to the Schottky junctions of the n+type GaN-based semiconductor layers 50 of the first conductivity type, and p type voltage-resistant layers 20 formed in some regions of the intrinsic GaN-based semiconductor layer 30 that come in contact with the edges of the first electrode 7.
The first electrode 7 functions as a kind of Schottky metal. The first electrode 7 and the n+type GaN-based semiconductor layer 50 form a Schottky barrier with the intrinsic GaN-based semiconductor layer 30 interposed therebetween. That is, the intrinsic GaN-based semiconductor layer 30 may function as an epitaxial layer in which a depletion layer between the first electrode 7, that is, Schottky metal, and the n+type GaN-based semiconductor layer 50 is formed.
In a forward bias state, the n+type GaN-based semiconductor layer 50 transfers its electrons to the intrinsic GaN-based semiconductor layer 30 so that the intrinsic GaN-based semiconductor layer 30 functions as an epitaxial layer in terms of the Schottky barrier structure.
In another implementation, an n-type GaN-based semiconductor layer doped with impurities having a lower concentration than those of the n+type GaN-based semiconductor layer 50 may be formed instead of the intrinsic GaN-based semiconductor layer 30.
The illustrated GaN-based diode includes Threading Dislocation (TD) blocking insulating layers 10 and 40 for blocking a TD in the central area of the stack structure and areas that overlap the p type voltage-resistant layers 20. The TD blocking insulating layers 10 and 40 may include lower TD blocking insulating layers 40 formed on the junctions of the intrinsic GaN-based semiconductor layer 30 and the n+type GaN-based semiconductor layer 50 and upper TD blocking insulating layers 10 formed on the junctions of the intrinsic GaN-based semiconductor layer 30 and the first electrode 7.
The TD blocking insulating layers 10 and 40 function to suppress a side effect attributable to a TD that is generated when fabricating the GaN-based Schottky diode according to the present embodiment using a method of growing a GaN-based semiconductor on a sapphire substrate having a relatively low manufacturing cost in an Epitaxial Lateral Overgrowth (ELO) manner.
A TD may be formed in the central area of the stack structure. As illustrated, the upper/lower TD blocking insulating layers 10 and 40 are formed in order to block such a TD.
The p type voltage-resistant layers 20, together with the first electrode 7 made of metal, form Schottky junctions corresponding to the intrinsic GaN-based semiconductor layer 30. Since the p type voltage-resistant layer 20 is present, the Schottky junction has a shape similar to that of a trench, thereby being capable of further increasing a forward current density. The p type voltage-resistant layers 20 are also formed under the edges of the first electrode 7, that is, areas on which a TD is concentrated, thus contributing to obtaining a high voltage-resistant characteristic along with the TD blocking insulating layers 10 and 40.
The first electrode 7 functions as the anode electrode of the GaN-based Schottky diode, and the second electrode 60 functions as the cathode electrode of the GaN-based Schottky diode.
The first electrode 7 is made of metal because it functions as a Schottky metal that forms the Schottky junction. For example, the first electrode 7 may be formed by depositing Ni/Au.
The second electrode 60 may be made of conductive materials. If the usage of the GaN-based Schottky diode and heat-dissipation processing for the GaN-based Schottky diode is important, the second electrode 60 may be made of metal materials having excellent thermal conductivity. For example, the second electrode 60 may be formed by depositing Ti/Al/Ti/Au or using AuSn. In some implementations, the second electrode 60 may be attached to a thermally conductive substrate for dissipating heat, or may be part of a structure (e.g., a via hole or a draw line) for configuring a circuit.
FIG. 2A is a cross-sectional view of the depletion layer DA when the GaN-based diode of FIG. 1A is in the floating state, and FIG. 2B is a cross-sectional view of the depletion layer DA when the GaN-based diode of FIG. 1A is in the reverse bias state.
FIG. 3A is a graph illustrating the potential barrier of the depletion layer when the GaN-based diode of FIG. 1A is in the floating state, FIG. 3B is a graph illustrating the potential barrier of the depletion layer when the GaN-based diode of FIG. 1A is in the forward bias state, and FIG. 3C is a graph illustrating the potential barrier of the depletion layer when the GaN-based diode of FIG. 1A is in the reverse bias state.
As illustrated in FIGS. 2A and 3A, in the GaN-based Schottky diode of the present embodiment, the potential barrier for blocking a movement of charge carriers between the anode electrode and the cathode electrode in the floating state is formed at the junction of metal and the n type GaN-based semiconductor.
When a forward bias is applied between the anode electrode and the cathode electrode, the potential barrier moves downward and a flow of charge carriers along which an electric current flows forward, as illustrated in FIG. 3B.
In contrast, when a reverse bias is applied between the anode electrode and the cathode electrode, the potential barrier for blocking a movement of charge carriers becomes high, thus blocking a flow of charges, as illustrated in FIGS. 2B and 3C.
FIGS. 4A to 4G are cross-sectional views illustrating a method of fabricating the GaN-based diode of FIG. 1A.
As illustrated in FIG. 4A, a p type GaN-based semiconductor layer 20-1 is formed on a sapphire substrate 1 to a specific thickness. For example, the p type GaN-based semiconductor layer 20-1 having a thickness of 2 μm may be formed using Mg as a dopant. In another implementation, an intrinsic GaN-based semiconductor layer may be formed instead of the p type GaN-based semiconductor layer 20-1.
As illustrated in FIG. 4A, the p type GaN-based semiconductor layer 20-1 may be formed in such a way as to grow the p type GaN-based semiconductor layer 20-1 on a GaN structure in a <1 1100> direction. In another implementation, the p type GaN-based semiconductor layer 20-1 may be grown on the GaN structure in a <11 20> direction.
Thereafter, as illustrated in FIG. 4B, a seed p type GaN-based semiconductor layer 20-2 is formed by etching the p type GaN-based semiconductor layer 20-1 of FIG. 4A. Although not illustrated, it is evident that other processes, such as photolithography for etching, are included. It may be seen that some of the sapphire substrate 1 has been etched by the etching.
Thereafter, as illustrated in FIG. 4C, the intrinsic GaN-based semiconductor layer 30 is formed by growing the GaN-based semiconductor using the seed p type GaN-based semiconductor layer 20-2 as a seed layer in an ELO manner. The lower TD blocking insulating layers 40 are formed on the intrinsic GaN-based semiconductor layer 30. The lower TD blocking insulating layers 40 may be deposited using SiO2 materials, for example, and may be then formed into shapes, such as those illustrated in FIG. 4C, by an etch process, such as photolithography.
The seed p type GaN-based semiconductor layers 20-2 are partially grown by ELO growth, thus having the shapes of the p type voltage-resistant layers 20 of FIG. 1A.
The lower TD blocking insulating layers 40 may be selectively formed in the upper regions of the seed p type GaN-based semiconductor layers 20-2 in which a TD is likely to occur and the central area of the entire ELO growth structure.
Thereafter, as illustrated in FIG. 4D, the n+type GaN-based semiconductor layers 50 are formed by growing an n+type GaN-based semiconductor in an ELO manner using the lower TD blocking insulating layers 40 as an ELO growth mask.
Thereafter, as illustrated in FIG. 4E, the second electrode 60 made of conductive materials is formed on the n+type GaN-based semiconductor layers 50 and the lower TD blocking insulating layers 40. A second substrate 2 made of metal is attached to the second electrode 60. The second electrode 60 may be formed of a conductive layer made of non-metallic conductive materials, but is advantageously made of metal, such as Ti/Al/Au or Ni/Au, or AuSn since the usage of the Schottky diode and the dissipation of heat due to metal characteristics are important. The second substrate 2 may be made of non-metal capable of securing physical strength, but is advantageously made of metal, such as Mo/Si in terms of the dissipation of heat.
Furthermore, the stack structure of FIG. 4E may be inverted, and a process of removing the sapphire substrate 1 may be performed. For example, the sapphire substrate 1 may be removed by a laser lift-off process. In some implementations, dry etch may be performed in order to remove a surface damaged by the lift-off process.
Thereafter, as illustrated in FIG. 4F, the upper TD blocking insulating layers 10 are formed at places that overlap the lower TD blocking insulating layers 40 over a surface from which the sapphire substrate 1 has been removed. The upper TD blocking insulating layers 10 may be deposited using SiO2 materials, for example, and may be then formed into shapes, such as those illustrated in FIG. 4F, by an etch process, such as photolithography.
Thereafter, as illustrated in FIG. 4G, the first electrode 7 made of metal, that is, a Schottky metal, is formed in a region over the upper TD blocking insulating layers 10. For example, the first electrode 7 may be formed by depositing Ni/Au. The first electrode 7 is formed in such a way as to cover part (e.g., about a half) of the upper region of the p type voltage-resistant layer 20 so that the p type voltage-resistant layers 20 are placed under the edges of the first electrode 7.
If the GaN-based diode according to an embodiment of the present disclosure is implemented, there is an advantage in that a Schottky diode having excellent characteristics can be inexpensively fabricated.
Furthermore, the present disclosure is advantageous in that it can provide a Schottky diode that is fabricated on a sapphire substrate and that has a high voltage-resistant characteristic.
Although the specific embodiments of the present disclosure have been illustrated, the present disclosure is not limited to the embodiments, and those skilled in the art to which the present disclosure pertains may change, substitute, and modify the present disclosure in various ways without departing from the scope and spirit of the present disclosure. Such changes, substitutions, and modifications should be construed as belonging to the accompanying claims of the present disclosure.

Claims (7)

What is claimed is:
1. A gallium nitride (GaN)-based diode, comprising:
an intrinsic GaN-based semiconductor layer;
GaN-based semiconductor layers having a first conductivity type, a first surface thereof disposed on a first surface of the intrinsic GaN-based semiconductor layer;
a first electrode disposed on a second surface of the intrinsic GaN-based semiconductor layer opposite to the first surface thereof;
a second electrode disposed on a second surface of the GaN-based semiconductor layers opposite to the first surface thereof; and
voltage-resistant layers having a second conductivity type and disposed in regions of the intrinsic GaN-based semiconductor layer contacting edges of the first electrode.
2. The GaN-based diode of claim 1, wherein the intrinsic GaN-based semiconductor layer is formed by growing the voltage-resistant layers as a seed layer in an Epitaxial Lateral Overgrowth (ELO) manner.
3. The GaN-based diode of claim 1, further comprising Threading Dislocation (TD) blocking insulating layers configured to block a TD generated in areas overlapping the second conductivity type voltage-resistant layers.
4. The GaN-based diode of claim 3, wherein the GaN-based semiconductor layers of the first conductivity type are formed by performing ELO growth on exposed surfaces of the intrinsic GaN-based semiconductor layer, not covered with the TD blocking insulating layers, in the first conductivity type in a state in which the TD blocking insulating layers have been formed over the intrinsic GaN-based semiconductor layer.
5. The GaN-based diode of claim 1, wherein the intrinsic GaN-based semiconductor layer is formed by performing ELO growth using the GaN-based semiconductor layers of the first conductivity type as a seed layer.
6. The GaN-based diode of claim 1, further comprising a substrate made of thermally conductive material and attached to the second electrode.
7. A gallium nitride (GaN)-based diode, comprising:
an intrinsic GaN-based semiconductor layer;
GaN-based semiconductor layers having an n+ type conductivity, a first surface thereof disposed on a first surface of the intrinsic GaN-based semiconductor layer;
a first electrode disposed on a second surface of the intrinsic GaN-based semiconductor layer opposite to the first surface thereof;
a second electrode disposed on a second surface of the GaN-based semiconductor layers opposite to the first surface thereof; and
voltage-resistant layers having a p type conductivity and disposed in regions of the intrinsic GaN-based semiconductor layer contacting edges of the first electrode.
US14/447,225 2013-07-30 2014-07-30 Gallium nitride-based diode and method of fabricating the same Expired - Fee Related US9142688B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2013-0090052 2013-07-30
KR1020130090052A KR20150014641A (en) 2013-07-30 2013-07-30 Gallium nitnide based field effect transistor and method of fabricating the same

Publications (2)

Publication Number Publication Date
US20150034964A1 US20150034964A1 (en) 2015-02-05
US9142688B2 true US9142688B2 (en) 2015-09-22

Family

ID=51225381

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/447,225 Expired - Fee Related US9142688B2 (en) 2013-07-30 2014-07-30 Gallium nitride-based diode and method of fabricating the same

Country Status (5)

Country Link
US (1) US9142688B2 (en)
EP (1) EP2833412A3 (en)
JP (1) JP2015029099A (en)
KR (1) KR20150014641A (en)
CN (1) CN104347733A (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6616280B2 (en) 2016-12-27 2019-12-04 トヨタ自動車株式会社 Switching element
JP6549552B2 (en) * 2016-12-27 2019-07-24 トヨタ自動車株式会社 Method of manufacturing switching element

Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR970077615A (en) 1996-05-13 1997-12-12 월리엄 이. 갈라스 How to make a Schottky Barrier Diode on GaAs substrates with high frequency characteristics
US7400000B2 (en) * 2003-06-06 2008-07-15 Sanken Electric Co., Ltd. Nitride-based semiconductor device
US7675076B2 (en) * 2003-09-24 2010-03-09 Sanken Electric Co., Ltd. Nitride-based semiconductor device of reduced voltage drop
US20100065807A1 (en) * 2006-11-20 2010-03-18 Takeshi Takagi Nonvolatile memory element, nonvolatile memory element array, and method for manufacturing nonvolatile memory element
US20110260777A1 (en) * 2006-03-31 2011-10-27 Sanken Electric Co., Ltd. Monolithic integrated circuit
US20120056743A1 (en) 2011-11-11 2012-03-08 Kent David Lyon Hvac air filter check reminder refrigerator magnet
US20120133009A1 (en) * 2009-05-19 2012-05-31 Takehisa Sasaki Radiation detecting element and radiation detecting device
US20120138951A1 (en) 2010-05-18 2012-06-07 Panasonic Corporation Semiconductor chip and process for production thereof
EP2469581A1 (en) 2009-08-20 2012-06-27 Powdec K.k. Semiconductor element and production method thereof
US20120223333A1 (en) * 2011-03-03 2012-09-06 Kabushiki Kaisha Toshiba Semiconductor rectifier device
US20130087878A1 (en) * 2011-10-11 2013-04-11 Epowersoft, Inc. Method of fabricating a gan merged p-i-n schottky (mps) diode
US8653534B2 (en) * 2008-05-21 2014-02-18 Cree, Inc. Junction Barrier Schottky diodes with current surge capability
US20140138697A1 (en) * 2012-11-16 2014-05-22 Vishay General Semiconductor Llc GaN-BASED SCHOTTKY DIODE HAVING PARTIALLY RECESSED ANODE
US20140167064A1 (en) * 2012-12-19 2014-06-19 Nxp B.V. GaN HEMTs AND GaN DIODES
US20140319532A1 (en) * 2013-04-29 2014-10-30 Infineon Technologies Austria Ag Heterojunction Semiconductor Device and Manufacturing Method
US20140375287A1 (en) * 2013-06-24 2014-12-25 Ideal Power, Inc. Systems, circuits, devices, and methods with bidirectional bipolar transistors

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11130597A (en) * 1997-10-24 1999-05-18 Mitsubishi Cable Ind Ltd Control of dislocation line in transmission direction and its use
US7084475B2 (en) * 2004-02-17 2006-08-01 Velox Semiconductor Corporation Lateral conduction Schottky diode with plural mesas
JP4961969B2 (en) * 2006-11-22 2012-06-27 住友電気工業株式会社 Method for fabricating Schottky barrier diode and semiconductor device having Schottky junction
JP5056658B2 (en) * 2008-08-04 2012-10-24 住友電気工業株式会社 Guard ring structure, method for forming the same, and semiconductor device
JP5457292B2 (en) * 2010-07-12 2014-04-02 パナソニック株式会社 Nitride semiconductor device
US9093395B2 (en) * 2011-09-02 2015-07-28 Avogy, Inc. Method and system for local control of defect density in gallium nitride based electronics
KR101256467B1 (en) * 2012-02-06 2013-04-19 삼성전자주식회사 Nitride baced heterostructure semiconductor device and manufacturing method thereof

Patent Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR970077615A (en) 1996-05-13 1997-12-12 월리엄 이. 갈라스 How to make a Schottky Barrier Diode on GaAs substrates with high frequency characteristics
US5930636A (en) 1996-05-13 1999-07-27 Trw Inc. Method of fabricating high-frequency GaAs substrate-based Schottky barrier diodes
US7400000B2 (en) * 2003-06-06 2008-07-15 Sanken Electric Co., Ltd. Nitride-based semiconductor device
US7675076B2 (en) * 2003-09-24 2010-03-09 Sanken Electric Co., Ltd. Nitride-based semiconductor device of reduced voltage drop
US20110260777A1 (en) * 2006-03-31 2011-10-27 Sanken Electric Co., Ltd. Monolithic integrated circuit
US20100065807A1 (en) * 2006-11-20 2010-03-18 Takeshi Takagi Nonvolatile memory element, nonvolatile memory element array, and method for manufacturing nonvolatile memory element
US8653534B2 (en) * 2008-05-21 2014-02-18 Cree, Inc. Junction Barrier Schottky diodes with current surge capability
US20120133009A1 (en) * 2009-05-19 2012-05-31 Takehisa Sasaki Radiation detecting element and radiation detecting device
EP2469581A1 (en) 2009-08-20 2012-06-27 Powdec K.k. Semiconductor element and production method thereof
US20120138951A1 (en) 2010-05-18 2012-06-07 Panasonic Corporation Semiconductor chip and process for production thereof
US20120223333A1 (en) * 2011-03-03 2012-09-06 Kabushiki Kaisha Toshiba Semiconductor rectifier device
US20130087878A1 (en) * 2011-10-11 2013-04-11 Epowersoft, Inc. Method of fabricating a gan merged p-i-n schottky (mps) diode
US20120056743A1 (en) 2011-11-11 2012-03-08 Kent David Lyon Hvac air filter check reminder refrigerator magnet
US20140138697A1 (en) * 2012-11-16 2014-05-22 Vishay General Semiconductor Llc GaN-BASED SCHOTTKY DIODE HAVING PARTIALLY RECESSED ANODE
US20140167064A1 (en) * 2012-12-19 2014-06-19 Nxp B.V. GaN HEMTs AND GaN DIODES
US20140319532A1 (en) * 2013-04-29 2014-10-30 Infineon Technologies Austria Ag Heterojunction Semiconductor Device and Manufacturing Method
US20140375287A1 (en) * 2013-06-24 2014-12-25 Ideal Power, Inc. Systems, circuits, devices, and methods with bidirectional bipolar transistors

Non-Patent Citations (6)

* Cited by examiner, † Cited by third party
Title
A. Y. Polykov, et al., "Electrical properties of undoped GaN films grown by maskless epitaxial lateral overgrowth", Journal of Applied Physics, American Institute of Physics, Feb. 28, 2013, pp. 083712-1-083712-6, vol. 113, No. 8., United States.
European Search Report issued Feb. 4, 2015, in corresponding EP Application 14179127.1-1552/2833412.
J. W. Johnson, et al., "Breakdown Voltage and Reverse Recovery Characteristics of Free-Standing GaN Schottky Rectifiers", IEEE Transactions on Electron Devices, Jan. 1, 2002, pp. 32-36, vol. 49, No. 1., Pisacataway, NJ, United States.
P. Kozodoy, et al., "Electrical characterization of GaN p-n junctions with and without threading dislocations", Applied Physics Letters, American Institute of Physics, Aug. 17, 1998, pp. 975-977, vol. 73, No. 7, United States.
T. S. Zheleva, et al., "Pendeo-Epitaxy: A New Approach for lateral Growth of Gallium Nitride Films", Journal of Electronic Materials, Apr. 1, 1999, pp. L05-L08, vol. 28, No. 4, Warrendale, PA, United States.
T. Zheleva, et al., "Improved performance of Schottky diodes on pendeoepitaxial gallium nitride", Applied Physics, Sep. 5, 2008, pp. 091909-1-091901-3, vol. 93, No. 9, United States.

Also Published As

Publication number Publication date
EP2833412A2 (en) 2015-02-04
JP2015029099A (en) 2015-02-12
KR20150014641A (en) 2015-02-09
CN104347733A (en) 2015-02-11
EP2833412A3 (en) 2015-03-04
US20150034964A1 (en) 2015-02-05

Similar Documents

Publication Publication Date Title
US11342420B2 (en) Heterojunction devices and methods for fabricating the same
TWI487121B (en) Schottky diode employing recesses for elements of junction barrier array
US20150270356A1 (en) Vertical nitride semiconductor device
TWI620332B (en) Edge termination structure employing recesses for edge termination elements
US20140138705A1 (en) Super surge diodes
US8841741B2 (en) High breakdown voltage semiconductor rectifier
US8981432B2 (en) Method and system for gallium nitride electronic devices using engineered substrates
WO2011024367A1 (en) Nitride semiconductor device
JP2005236288A (en) Lateral conduction schottky diode with plural mesas
JP4282972B2 (en) High voltage diode
US9236434B2 (en) Semiconductor device and manufacturing method thereof
US20170033098A1 (en) GaN-BASED SCHOTTKY DIODE RECTIFIER
CN105144392B (en) The method of mixed PN junction and Schottky diode is manufactured using regrowth gallium nitride layer
US9142688B2 (en) Gallium nitride-based diode and method of fabricating the same
Park et al. 1kV AlGaN/GaN power SBDs with reduced on resistances
WO2022178914A1 (en) Schottky diode and manufacturing method therefor
US9466552B2 (en) Vertical semiconductor device having a non-conductive substrate and a gallium nitride layer
US11271117B2 (en) Stacked high-blocking III-V power semiconductor diode
KR20160121719A (en) Sillicon carbide schottky diode having floating metal ring for decreasing electric field intensity and manufacturing method thereof
CN215988778U (en) Schottky diode
KR101887908B1 (en) Power semiconductor device and method of fabricating the same
KR101621150B1 (en) Power Rectifier Device
TWI590452B (en) Semiconductor power device
JP2015046482A (en) Semiconductor device and module
CN112447617A (en) Power semiconductor device and method

Legal Events

Date Code Title Description
AS Assignment

Owner name: SEOUL SEMICONDUCTOR CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TAKEYA, MOTONOBU;REEL/FRAME:034138/0732

Effective date: 20140728

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20230922