US8999771B2 - Protection layer for halftone process of third metal - Google Patents

Protection layer for halftone process of third metal Download PDF

Info

Publication number
US8999771B2
US8999771B2 US13/631,385 US201213631385A US8999771B2 US 8999771 B2 US8999771 B2 US 8999771B2 US 201213631385 A US201213631385 A US 201213631385A US 8999771 B2 US8999771 B2 US 8999771B2
Authority
US
United States
Prior art keywords
layer
metal
protection
common electrode
protection layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US13/631,385
Other versions
US20140091390A1 (en
Inventor
Ming-Chin Hung
Byung Duk Yang
Kyung Wook KIM
Shih Chang Chang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Apple Inc
Original Assignee
Apple Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Apple Inc filed Critical Apple Inc
Priority to US13/631,385 priority Critical patent/US8999771B2/en
Assigned to APPLE INC. reassignment APPLE INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHANG, SHIH CHANG, HUNG, MING-CHIN, KIM, KYUNG WOOK, YANG, BYUNG DUK
Publication of US20140091390A1 publication Critical patent/US20140091390A1/en
Application granted granted Critical
Publication of US8999771B2 publication Critical patent/US8999771B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1248—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or shape of the interlayer dielectric specially adapted to the circuit arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask

Definitions

  • Embodiments described herein relate generally to a manufacturing process for a display element, and more particularly to a manufacturing process providing a protection layer for a metal layer of a display pixel, while reducing complexity of the manufacture process.
  • Multi-step mask process flows may be used to manufacture thin-film transistor devices, including thin-film transistors that operate pixels in an electronic display.
  • Pixel thin-film transistors may include a common voltage electrode.
  • This common voltage electrode (V COM electrode) may have a relatively high sheet resistance, which is undesirable.
  • some pixel thin-film transistors employ a third metal layer to reduce the sheet resistance of the V COM electrode.
  • the first and second metal layers correspond to the gate and source/drain of the transistor.
  • the implementation of a third metal layer may add an additional mask to the process flow, thereby increasing the cost of manufacture and reducing the manufacturing yield.
  • any increase in the number of masks required to create a transistor has an adverse effect on manufacturing.
  • the number of masks may be reduced by using a halftone process etch both the common electrode and third metal.
  • a halftone process may result in a loss of thickness in the planarization layer during an ashing process used to remove the photoresist that forms the halftone. This may result in, ultimately, a mis-formed via hole between a pixel conductive upper layer and the source/drain or gate metal.
  • it may be desirable to protect the planarization layer during manufacturing.
  • One embodiment described herein takes the form of a thin-film transistor, comprising: a gate; a gate insulator overlaying the gate; an active layer overlaying the gate insulator; a source/drain overlaying the gate insulator; a first passivation layer overlaying the source/drain; a planarization layer overlaying the first passivation layer; and a protection layer overlaying the planarization layer.
  • Another embodiment described herein takes the form of a method for forming a thin-film transistor, comprising: forming a via in a planarization layer; depositing a protection layer over the planarization layer; depositing a common electrode layer over the protection layer; depositing a third metal layer over the common electrode layer; etching a portion of the common electrode layer and the metal layer to form a remainder of the metal layer; depositing a second passivation layer over a portion of the protection layer, a portion of the common electrode and the remainder of the metal layer; etching a portion of the second passivation layer, a second portion of the protection layer, a portion of the planarization layer, and a portion of first passivation layer to extend the via to a drain of the thin-film transistor; and coating the via with a conductive material.
  • FIG. 1 depicts a schematic cross-section of a thin-film transistor device for a display pixel, in accordance with an embodiment.
  • FIG. 2 depicts a schematic cross-section of the thin-film transistor device of FIG. 1 after deposition of a planarization layer.
  • FIG. 3 depicts a schematic cross-section of the thin-film transistor device of FIG. 2 after formation of a via hole.
  • FIG. 4 depicts a schematic cross-section of the thin-film transistor device of FIG. 3 after formation of a protection layer.
  • FIG. 5 depicts a schematic cross-section of the thin-film transistor device of FIG. 4 after a common electrode, third metal and photoresist layer have been deposited.
  • FIG. 6 depicts a schematic cross-section of the thin-film transistor device of FIG. 5 after an etching process.
  • FIG. 7 depicts a schematic cross-section of the thin-film transistor device of FIG. 6 after an ashing process.
  • FIG. 8 depicts a schematic cross-section of the thin-film transistor device of FIG. 7 after another etching process acting on the third metal layer.
  • FIG. 9 depicts a schematic cross-section of the thin-film transistor device of FIG. 8 after deposition of a second passivation layer and a photoresist layer.
  • FIG. 10 depicts a schematic cross-section of the thin-film transistor device of FIG. 9 after another etching process.
  • inventions described herein take the form of a method for manufacturing a display element, through using a protective layer overlying a planarization layer.
  • the finished pixel cross-section may include a planarization layer overlying a first passivation layer, a source and drain of an associated pixel thin-film transistor (TFT) an active layer of the pixel, a gate insulator, and a gate.
  • the protective layer may overlie the planarization layer at least partially.
  • the planarization layer may be an organic material, such as a photoresist material.
  • the first passivation layer is optional and may be omitted.
  • FIG. 1 is a cross-sectional area of semiconductor device 100 that represents a portion of one sample thin film transistor display panel.
  • the semiconductor device 100 shown in FIG. 1 may take the form of at least one thin film transistor 100 , including a V COM electrode.
  • the TFT 100 and other structures of the device include elements that are located in a first metal layer disposed on a substrate 102 .
  • the first metal layer includes a gate 108 for the thin-film transistor 100 .
  • the thin-film transistor 100 additionally includes a semiconductor 114 that forms the active layer of the TFT.
  • the semiconductor 114 sits on a gate insulation layer 110 , which is disposed on the first metal layer (not shown in FIG. 1 ).
  • the semiconductor 114 is connected to a source 116 electrode and to a drain 117 electrode, each of which is formed in a second metal layer.
  • the terms “thin film transistor,” “TFT,” and “semiconductor device” are generally used interchangeably herein.
  • a via hole 124 provides a connection to the drain 117 . As shown in FIG. 1 , the via hole 124 extends through a first passivation layer 112 , an organic layer 120 , and a second passivation layer 122 . The via hole 124 makes electrical contact with the drain 117 through a thin film of transparent conducting oxide 128 that is deposited on an interior of the via hole 124 .
  • the semiconductor device 100 may be a portion of a thin film transistor display panel.
  • the transistor 100 may implement or otherwise be associated with one of a number of pixels in the display panel.
  • a thin film transistor display panel will also typically include a V COM signal line (e.g., electrode).
  • the V COM signal provides a reference for the backplane or back plate of the panel.
  • the semiconductor device 100 shown in FIG. 1 includes a V COM signal line 106 that is routed beneath a third metal layer 104 .
  • the third metal layer 104 may function to reduce the sheet resistance of the V COM electrode.
  • manufacture of the pixel TFT up to the planarization layer 120 occurs as known with respect to prior art display pixel TFTs.
  • FIG. 2 depicts the pixel TFT with the planarization layer 120 deposited as the most recent mask step.
  • the planarization layer may be formed from any suitable material, including an organic material. Accordingly, manufacture of the pixel TFT 100 , including the use of a protective layer to minimize reduction of the planarization layer during later etching processes, will now be described.
  • the via hole 124 may be formed.
  • the planarization layer 120 may be formed from an organic material, such as a photoresist material. Accordingly, the via hole 124 may be formed by appropriately masking the planarization layer and then exposing the planarization layer to light. If the planarization layer is formed from a positive photoresist, the area in which the via hole 124 is to be formed will not be masked, but the rest of the planarization layer surface will be masked. When a light source is activated, light impacts the unwanted portion of the planarization layer. The photoresist of the planarization layer is rendered soluble to an etching or developing agent by the light. The rest of the passivation layer is shielded from etching effects by the photoresist. After light exposure, the developing agent is applied to the upper surface of the pixel TFT 100 to remove the soluble portion of the planarization layer.
  • a positive photoresist generally is insoluble to a developing agent initially but becomes soluble when exposed to light.
  • Certain embodiments may use a negative photoresist instead, which begins as soluble to the developing agent, but becomes insoluble when light impacts it.
  • the light may be manipulated accordingly to provide solubility and insolubility where desired. For example, if the planarization layer 120 is formed from a negative photoresist, the area in which the via hole 124 is to be formed may be masked while the rest of the planarization layer surface is not. Thus, after exposure of the planarization layer to light and removal of the mask, the area to be formed into the via hole 124 may remain soluble to an etchant while the rest of the planarization layer will resist etching.
  • a protection layer 103 may be deposited.
  • the protection layer 103 overlies the planarization layer 120 and also the sides and bottom of the via hole 124 , forming a continuous coating.
  • the protection layer may prevent the planarization layer from being inadvertently etched away during a later mask process.
  • the protection layer may be formed from silicon nitride (SiNx), in some embodiments. In other embodiments, silicon oxide (SiO2) may be used.
  • the V COM electrode 106 (in the present embodiment, formed from ITO) may be formed atop the protection layer 103 .
  • a third metal layer 104 may be deposited on the V COM electrode 106 .
  • a photoresist layer 500 may be placed on a portion of the third metal layer. This creates the configuration shown in FIG. 5 .
  • the third metal layer and V COM electrode layer also overlie the sides of the via hole 124 , as shown in FIG. 5 .
  • the photoresist layer does not cover the via hole 124 or a portion of the third metal 104 around or adjacent the via hole. Further, the photoresist is thicker over a segment of the third metal layer 104 than over other areas (shown to the right-hand side of FIG. 5 ). The thicker area represents a full photoresist coating, while the thinner photoresist coating areas are a halftone coating. This halftone process will be used to combine the mask for the third metal layer 104 and V COM electrode 106 as shown previously with respect to FIG. 1 . The etching of the third metal layer will be discussed later.
  • the third metal layer 104 and V COM electrode layer 106 are etched away in the areas not covered by the photoresist, thus removing these layers in those areas.
  • This etching process removes the third metal layer and V COM electrode layer from the via hole 124 .
  • the etching is stopped by the protection layer, which is insoluble to the etching process.
  • the planarization layer 120 is not etched away when the third metal and electrode layers are removed. Without the protection layer 103 , the planarization layer 120 may be affected by the etching process.
  • the results of the etching operation are shown in FIG. 6 .
  • the etching process does not affect the photoresist layer 500 , as also shown in FIG. 6 .
  • FIG. 7 depicts the pixel TFT cross-section after ashing.
  • the third metal layer 104 is etched. The etching removes the third metal anywhere it is not protected by photoresist deposit 700 . The photoresist deposit 700 may also be removed. Following etching of the third metal layer, the third metal 104 is exposed, a portion of the V COM electrode 106 is exposed, and the protection layer 103 is exposed around and along the sidewalls of the via hole 124 . This configuration is depicted in FIG. 8 .
  • a second passivation layer 122 may be formed atop portions of the third metal 104 , V COM electrode 106 and protection layer 103 .
  • the second passivation layer 122 may extend into the via hole 124 .
  • a photoresist layer 900 may be deposited on the second passivation layer 122 , except in the area of the second passivation layer corresponding to the via hole 124 .
  • FIG. 9 depicts a cross-section of the pixel TFT showing the second passivation layer 122 and photoresist layer 900 .
  • a single mask may be used to pattern the passivation layer.
  • an etching process may be performed to form the via hole 124 into its final shape and depth. This etching process may extend the via hole 124 to abut the source/drain layer 117 .
  • the etching process may be a dry etch, in some embodiments.
  • the etchant removes the first passivation layer 112 , the protection layer 103 and the second passivation layer 122 .
  • the etchant may act on all three layers because, in some embodiments, all may be formed from SiNx or SiO2. One mask may be used to pattern all three layers.
  • the etchant is generally ineffective against metal, and so stops etching once it reaches the source/drain metal layer. This finally forms the via hole 124 and establishes the hole as reaching to the source/drain metal layer.
  • the pixel electrode 128 (ITO or another suitable conductive material) may be deposited in the via hole 124 . This permits electrical contact with the drain 117 through the thin film of transparent conducting material 128 that is deposited on an interior of the via hole 124 . This configuration is shown generally in FIG. 10 .
  • the pixel electrode 128 may be patterned through use of another mask.
  • the pixel electrode 128 may serve as a bridge between the source/drain metal and the V COM electrode 106 . (This connection is not visible in the cross-section of FIG. 10 ). [Accordingly, the planarization layer may be protected from negative impacts of manufacturing operations while a via hole 124 is still provided between the upper layers of the pixel TFT and the source/drain metal. The final cross-section of the pixel TFT is that shown in FIG. 1 and discussed above.
  • each of the second passivation layer, protection layer and first passivation layer may be silicon nitride or silicon oxide.
  • the first and second passivation layers may be approximately from 500 to 3000 Angstroms thick, while the protection layer is approximately 50-2000 Angstroms thick.
  • the protection layer may be 100-500 Angstroms thick.
  • the protection layer may be sufficiently thick to prevent an ashing process from damaging the planarization layer, but need not add great thickness to the overall cross-section of the TFT structure 100 .
  • the common electrode layer 106 may overlie the third metal layer 104 . That is, the V COM electrode and third metal may switch places in the pixel TFT stackup. In such embodiments, it may not be necessary to employ the halftone process described herein to form the third metal layer 104 ; the halftone may be omitted.

Abstract

A thin-film transistor having a protection layer for a planarization layer. The protection layer prevents reduction of the planarization layer during an ashing process, thereby preventing the formation of a steeply tapered via hole through the planarization layer. In this manner, the via hole may be coated with a conductive element that may serve as a conductive path between a common electrode and the drain of the transistor.

Description

TECHNICAL FIELD
Embodiments described herein relate generally to a manufacturing process for a display element, and more particularly to a manufacturing process providing a protection layer for a metal layer of a display pixel, while reducing complexity of the manufacture process.
BACKGROUND
Multi-step mask process flows may be used to manufacture thin-film transistor devices, including thin-film transistors that operate pixels in an electronic display. Pixel thin-film transistors may include a common voltage electrode. This common voltage electrode (VCOM electrode) may have a relatively high sheet resistance, which is undesirable.
Accordingly, some pixel thin-film transistors employ a third metal layer to reduce the sheet resistance of the VCOM electrode. (Generally, the first and second metal layers correspond to the gate and source/drain of the transistor.) The implementation of a third metal layer may add an additional mask to the process flow, thereby increasing the cost of manufacture and reducing the manufacturing yield. Generally, any increase in the number of masks required to create a transistor has an adverse effect on manufacturing.
The number of masks may be reduced by using a halftone process etch both the common electrode and third metal. However, such a halftone process may result in a loss of thickness in the planarization layer during an ashing process used to remove the photoresist that forms the halftone. This may result in, ultimately, a mis-formed via hole between a pixel conductive upper layer and the source/drain or gate metal. Thus, it may be desirable to protect the planarization layer during manufacturing.
SUMMARY
One embodiment described herein takes the form of a thin-film transistor, comprising: a gate; a gate insulator overlaying the gate; an active layer overlaying the gate insulator; a source/drain overlaying the gate insulator; a first passivation layer overlaying the source/drain; a planarization layer overlaying the first passivation layer; and a protection layer overlaying the planarization layer.
Another embodiment described herein takes the form of a method for forming a thin-film transistor, comprising: forming a via in a planarization layer; depositing a protection layer over the planarization layer; depositing a common electrode layer over the protection layer; depositing a third metal layer over the common electrode layer; etching a portion of the common electrode layer and the metal layer to form a remainder of the metal layer; depositing a second passivation layer over a portion of the protection layer, a portion of the common electrode and the remainder of the metal layer; etching a portion of the second passivation layer, a second portion of the protection layer, a portion of the planarization layer, and a portion of first passivation layer to extend the via to a drain of the thin-film transistor; and coating the via with a conductive material.
These and other embodiments will be more fully understood upon reading the specification in its entirety.
BRIEF DESCRIPTION OF THE FIGURES
FIG. 1 depicts a schematic cross-section of a thin-film transistor device for a display pixel, in accordance with an embodiment.
FIG. 2 depicts a schematic cross-section of the thin-film transistor device of FIG. 1 after deposition of a planarization layer.
FIG. 3 depicts a schematic cross-section of the thin-film transistor device of FIG. 2 after formation of a via hole.
FIG. 4 depicts a schematic cross-section of the thin-film transistor device of FIG. 3 after formation of a protection layer.
FIG. 5 depicts a schematic cross-section of the thin-film transistor device of FIG. 4 after a common electrode, third metal and photoresist layer have been deposited.
FIG. 6 depicts a schematic cross-section of the thin-film transistor device of FIG. 5 after an etching process.
FIG. 7 depicts a schematic cross-section of the thin-film transistor device of FIG. 6 after an ashing process.
FIG. 8 depicts a schematic cross-section of the thin-film transistor device of FIG. 7 after another etching process acting on the third metal layer.
FIG. 9 depicts a schematic cross-section of the thin-film transistor device of FIG. 8 after deposition of a second passivation layer and a photoresist layer.
FIG. 10 depicts a schematic cross-section of the thin-film transistor device of FIG. 9 after another etching process.
 DETAILED DESCRIPTION
Generally, embodiments described herein take the form of a method for manufacturing a display element, through using a protective layer overlying a planarization layer. The finished pixel cross-section, for example, may include a planarization layer overlying a first passivation layer, a source and drain of an associated pixel thin-film transistor (TFT) an active layer of the pixel, a gate insulator, and a gate. The protective layer may overlie the planarization layer at least partially. The planarization layer may be an organic material, such as a photoresist material. In some embodiments, the first passivation layer is optional and may be omitted.
Currently, a multi-mask process flow is used to manufacture thin film transistor devices. In the specific context of thin film transistor display panels, this manufacturing process includes making a connection to a VCOM signal line that provides a reference for the backplane or back plate of the panel. FIG. 1 is a cross-sectional area of semiconductor device 100 that represents a portion of one sample thin film transistor display panel.
The semiconductor device 100 shown in FIG. 1 may take the form of at least one thin film transistor 100, including a VCOM electrode. The TFT 100 and other structures of the device include elements that are located in a first metal layer disposed on a substrate 102. The first metal layer includes a gate 108 for the thin-film transistor 100. The thin-film transistor 100 additionally includes a semiconductor 114 that forms the active layer of the TFT. The semiconductor 114 sits on a gate insulation layer 110, which is disposed on the first metal layer (not shown in FIG. 1). The semiconductor 114 is connected to a source 116 electrode and to a drain 117 electrode, each of which is formed in a second metal layer. The terms “thin film transistor,” “TFT,” and “semiconductor device” are generally used interchangeably herein.
A via hole 124 provides a connection to the drain 117. As shown in FIG. 1, the via hole 124 extends through a first passivation layer 112, an organic layer 120, and a second passivation layer 122. The via hole 124 makes electrical contact with the drain 117 through a thin film of transparent conducting oxide 128 that is deposited on an interior of the via hole 124.
As mentioned above, the semiconductor device 100 may be a portion of a thin film transistor display panel. In this case, the transistor 100 may implement or otherwise be associated with one of a number of pixels in the display panel. In addition to transistors that implement pixels, a thin film transistor display panel will also typically include a VCOM signal line (e.g., electrode). The VCOM signal provides a reference for the backplane or back plate of the panel. The semiconductor device 100 shown in FIG. 1 includes a VCOM signal line 106 that is routed beneath a third metal layer 104. The third metal layer 104 may function to reduce the sheet resistance of the VCOM electrode.
Generally, manufacture of the pixel TFT up to the planarization layer 120 occurs as known with respect to prior art display pixel TFTs. FIG. 2 depicts the pixel TFT with the planarization layer 120 deposited as the most recent mask step. The planarization layer may be formed from any suitable material, including an organic material. Accordingly, manufacture of the pixel TFT 100, including the use of a protective layer to minimize reduction of the planarization layer during later etching processes, will now be described.
Following deposition of the planarization layer 120 as shown in FIG. 2, the via hole 124 may be formed. Generally, the planarization layer 120 may be formed from an organic material, such as a photoresist material. Accordingly, the via hole 124 may be formed by appropriately masking the planarization layer and then exposing the planarization layer to light. If the planarization layer is formed from a positive photoresist, the area in which the via hole 124 is to be formed will not be masked, but the rest of the planarization layer surface will be masked. When a light source is activated, light impacts the unwanted portion of the planarization layer. The photoresist of the planarization layer is rendered soluble to an etching or developing agent by the light. The rest of the passivation layer is shielded from etching effects by the photoresist. After light exposure, the developing agent is applied to the upper surface of the pixel TFT 100 to remove the soluble portion of the planarization layer.
The result is that the undesired portion of the planarization layer 120 is consumed. Thus, via hole 124 is formed in a small region of the planarization layer but the rest of the layer remains untouched. This results in the configuration shown in FIG. 3, with the via hole 124 in the planarization layer 120.
What has been described is a positive photoresist. A positive photoresist generally is insoluble to a developing agent initially but becomes soluble when exposed to light. Certain embodiments may use a negative photoresist instead, which begins as soluble to the developing agent, but becomes insoluble when light impacts it. Depending on the type of photoresist chosen, the light may be manipulated accordingly to provide solubility and insolubility where desired. For example, if the planarization layer 120 is formed from a negative photoresist, the area in which the via hole 124 is to be formed may be masked while the rest of the planarization layer surface is not. Thus, after exposure of the planarization layer to light and removal of the mask, the area to be formed into the via hole 124 may remain soluble to an etchant while the rest of the planarization layer will resist etching.
After forming the via hole 124, which provides a connection between the source/drain metal and the pixel ITO layer, a protection layer 103 may be deposited. The protection layer 103 overlies the planarization layer 120 and also the sides and bottom of the via hole 124, forming a continuous coating. As will be discussed below, the protection layer may prevent the planarization layer from being inadvertently etched away during a later mask process. The protection layer may be formed from silicon nitride (SiNx), in some embodiments. In other embodiments, silicon oxide (SiO2) may be used.
Following deposition of the protection layer, the VCOM electrode 106 (in the present embodiment, formed from ITO) may be formed atop the protection layer 103. A third metal layer 104 may be deposited on the VCOM electrode 106. Next, a photoresist layer 500 may be placed on a portion of the third metal layer. This creates the configuration shown in FIG. 5. The third metal layer and VCOM electrode layer also overlie the sides of the via hole 124, as shown in FIG. 5.
With respect to FIG. 5, it should be noted that the photoresist layer does not cover the via hole 124 or a portion of the third metal 104 around or adjacent the via hole. Further, the photoresist is thicker over a segment of the third metal layer 104 than over other areas (shown to the right-hand side of FIG. 5). The thicker area represents a full photoresist coating, while the thinner photoresist coating areas are a halftone coating. This halftone process will be used to combine the mask for the third metal layer 104 and VCOM electrode 106 as shown previously with respect to FIG. 1. The etching of the third metal layer will be discussed later.
Next, the third metal layer 104 and VCOM electrode layer 106 are etched away in the areas not covered by the photoresist, thus removing these layers in those areas. This etching process removes the third metal layer and VCOM electrode layer from the via hole 124. The etching is stopped by the protection layer, which is insoluble to the etching process. Thus, the planarization layer 120 is not etched away when the third metal and electrode layers are removed. Without the protection layer 103, the planarization layer 120 may be affected by the etching process. The results of the etching operation are shown in FIG. 6. The etching process does not affect the photoresist layer 500, as also shown in FIG. 6.
An ashing process is now performed. The ashing process removes the photoresist layer 500 in the halftone regions but leaves a small photoresist deposit 700 at one location above the third metal layer 104. Without the protection layer 103, the planarization layer 120 may be affected by the ashing process. FIG. 7 depicts the pixel TFT cross-section after ashing.
Next, the third metal layer 104 is etched. The etching removes the third metal anywhere it is not protected by photoresist deposit 700. The photoresist deposit 700 may also be removed. Following etching of the third metal layer, the third metal 104 is exposed, a portion of the VCOM electrode 106 is exposed, and the protection layer 103 is exposed around and along the sidewalls of the via hole 124. This configuration is depicted in FIG. 8.
Following the third metal etching process, a second passivation layer 122 may be formed atop portions of the third metal 104, VCOM electrode 106 and protection layer 103. The second passivation layer 122 may extend into the via hole 124. Next, a photoresist layer 900 may be deposited on the second passivation layer 122, except in the area of the second passivation layer corresponding to the via hole 124. FIG. 9 depicts a cross-section of the pixel TFT showing the second passivation layer 122 and photoresist layer 900. A single mask may be used to pattern the passivation layer.
Given the foregoing, an etching process may be performed to form the via hole 124 into its final shape and depth. This etching process may extend the via hole 124 to abut the source/drain layer 117. The etching process may be a dry etch, in some embodiments. Generally, the etchant removes the first passivation layer 112, the protection layer 103 and the second passivation layer 122. The etchant may act on all three layers because, in some embodiments, all may be formed from SiNx or SiO2. One mask may be used to pattern all three layers.
The etchant is generally ineffective against metal, and so stops etching once it reaches the source/drain metal layer. This finally forms the via hole 124 and establishes the hole as reaching to the source/drain metal layer. The pixel electrode 128 (ITO or another suitable conductive material) may be deposited in the via hole 124. This permits electrical contact with the drain 117 through the thin film of transparent conducting material 128 that is deposited on an interior of the via hole 124. This configuration is shown generally in FIG. 10. The pixel electrode 128 may be patterned through use of another mask.
The pixel electrode 128 may serve as a bridge between the source/drain metal and the VCOM electrode 106. (This connection is not visible in the cross-section of FIG. 10). [Accordingly, the planarization layer may be protected from negative impacts of manufacturing operations while a via hole 124 is still provided between the upper layers of the pixel TFT and the source/drain metal. The final cross-section of the pixel TFT is that shown in FIG. 1 and discussed above.
As previously mentioned, several of the layers may be formed from silicon nitride or silicon oxide. For example, in some embodiments, each of the second passivation layer, protection layer and first passivation layer may be silicon nitride or silicon oxide. In one embodiment, the first and second passivation layers may be approximately from 500 to 3000 Angstroms thick, while the protection layer is approximately 50-2000 Angstroms thick. In certain embodiments, the protection layer may be 100-500 Angstroms thick. Thus, the protection layer may be sufficiently thick to prevent an ashing process from damaging the planarization layer, but need not add great thickness to the overall cross-section of the TFT structure 100.
In alternative embodiments, the common electrode layer 106 may overlie the third metal layer 104. That is, the VCOM electrode and third metal may switch places in the pixel TFT stackup. In such embodiments, it may not be necessary to employ the halftone process described herein to form the third metal layer 104; the halftone may be omitted.
Although embodiments have been described herein with respect to certain physical structures and processes, it should be appreciated that alternative embodiments may add to, omit or alter both structures and processes without departing from the spirit and scope of this disclosure. Accordingly, the proper scope of protection is set forth in the following claims.

Claims (10)

We claim:
1. A method for forming a thin-film transistor, comprising:
forming a via in a planarization layer;
depositing a protection layer over the planarization layer;
depositing a common electrode layer over the protection layer;
depositing a metal layer over the common electrode layer;
etching a portion of the common electrode layer and the metal layer to form a remainder of the metal layer;
depositing a passivation layer over a portion of the protection layer, a portion of the common electrode and the remainder of the metal layer;
etching a portion of the passivation layer and a second portion of the protection layer; and
coating the via with a conductive material.
2. The method of claim 1, further comprising:
forming, with the conductive material, an electrical connection between the pixel electrode layer and a drain.
3. The method of claim 1, wherein the operations of patterning a common electrode layer and a metal layer are performed with a single mask.
4. The method of claim 1, wherein the etching of the passivation layer and the second portion of the protection layer, occurs as part of a single etching process.
5. The method of claim 1, wherein the protection layer is formed from one of silicon nitride and silicon oxide.
6. The method of claim 5, wherein each of the passivation layer and the protection layer are formed from the same material.
7. The method of claim 6, wherein the protection layer is from 50-2000 Angstroms thick.
8. The method of claim 6, wherein the protection layer is from 100-500 Angstroms thick.
9. The method of claim 1, wherein the protection layer protects the planarization layer during the operation of at least one of photoresist ashing for single mask process of the common electrode and the metal layer, or etching a portion of the common electrode layer and the metal layer to form a remainder of the metal layer.
10. A method for forming a thin-film transistor, comprising:
forming a via in a planarization layer, the planarization layer overlaying a first passivation layer;
depositing a protection layer over the planarization layer;
depositing a metal layer over the protection layer;
depositing a common electrode layer over the metal layer;
etching a portion of the common electrode layer and the metal layer to form a remainder of the metal layer;
depositing a second passivation layer over a portion of the protection layer, a portion of the common electrode and the remainder of the metal layer; and
etching a portion of the second passivation layer, a second portion of the protection layer, and a portion of the first passivation layer to extend the via to a drain of the thin-film transistor.
US13/631,385 2012-09-28 2012-09-28 Protection layer for halftone process of third metal Expired - Fee Related US8999771B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/631,385 US8999771B2 (en) 2012-09-28 2012-09-28 Protection layer for halftone process of third metal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US13/631,385 US8999771B2 (en) 2012-09-28 2012-09-28 Protection layer for halftone process of third metal

Publications (2)

Publication Number Publication Date
US20140091390A1 US20140091390A1 (en) 2014-04-03
US8999771B2 true US8999771B2 (en) 2015-04-07

Family

ID=50384368

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/631,385 Expired - Fee Related US8999771B2 (en) 2012-09-28 2012-09-28 Protection layer for halftone process of third metal

Country Status (1)

Country Link
US (1) US8999771B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20180069034A1 (en) * 2016-01-28 2018-03-08 Wuhan China Star Optoelectronics Technology Co., Ltd. Manufacture method of ltps array substrate

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9065077B2 (en) 2012-06-15 2015-06-23 Apple, Inc. Back channel etch metal-oxide thin film transistor and process
US9685557B2 (en) 2012-08-31 2017-06-20 Apple Inc. Different lightly doped drain length control for self-align light drain doping process
US8987027B2 (en) 2012-08-31 2015-03-24 Apple Inc. Two doping regions in lightly doped drain for thin film transistors and associated doping processes
US8748320B2 (en) 2012-09-27 2014-06-10 Apple Inc. Connection to first metal layer in thin film transistor process
US9201276B2 (en) 2012-10-17 2015-12-01 Apple Inc. Process architecture for color filter array in active matrix liquid crystal display
US9001297B2 (en) 2013-01-29 2015-04-07 Apple Inc. Third metal layer for thin film transistor with reduced defects in liquid crystal display
US9088003B2 (en) 2013-03-06 2015-07-21 Apple Inc. Reducing sheet resistance for common electrode in top emission organic light emitting diode display
KR20150012503A (en) * 2013-07-25 2015-02-04 삼성디스플레이 주식회사 Organic light emitting display device and the manufacturing method thereof
CN104375348A (en) * 2014-12-10 2015-02-25 京东方科技集团股份有限公司 Array substrate, array substrate manufacturing method and total-reflection liquid crystal display
CN107134496B (en) * 2016-02-29 2019-05-31 昆山工研院新型平板显示技术中心有限公司 Thin film transistor (TFT) and its manufacturing method, display panel and display device
JP2019105721A (en) * 2017-12-12 2019-06-27 株式会社ジャパンディスプレイ Display device

Citations (107)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4080619A (en) 1975-04-30 1978-03-21 Sony Corporation Bipolar type semiconductor device
US4958205A (en) 1985-03-29 1990-09-18 Matsushita Electric Industrial Co., Ltd. Thin film transistor array and method of manufacturing the same
US5075237A (en) 1990-07-26 1991-12-24 Industrial Technology Research Institute Process of making a high photosensitive depletion-gate thin film transistor
EP0376329B1 (en) 1988-12-28 1995-03-08 Sony Corporation Liquid crystal display device
US5642129A (en) 1994-03-23 1997-06-24 Kopin Corporation Color sequential display panels
US5668613A (en) 1995-05-31 1997-09-16 Samsung Electronics Co., Ltd. Liquid crystal display with a plurality of contiguous pixels or pixel groups with the same or different storage capacitances
US5698902A (en) 1994-12-19 1997-12-16 Matsushita Electric Industrial Co., Ltd. Semiconductor device having finely configured gate electrodes
US5721155A (en) 1995-02-13 1998-02-24 Lg Semicon Co., Ltd. Method for forming a via contact of a semiconductor device
US5990492A (en) 1995-05-30 1999-11-23 Samsung Electronics Co., Ltd. Self-aligned thin-film transistor for a liquid crystal display having source and drain electrodes of different material
US5994721A (en) 1995-06-06 1999-11-30 Ois Optical Imaging Systems, Inc. High aperture LCD with insulating color filters overlapping bus lines on active substrate
US6246179B1 (en) 1998-12-01 2001-06-12 Sanyo Electric Co., Ltd. Emissive element and display device using such element
US6372636B1 (en) 2000-06-05 2002-04-16 Chartered Semiconductor Manufacturing Ltd. Composite silicon-metal nitride barrier to prevent formation of metal fluorides in copper damascene
US6406928B1 (en) 1999-12-20 2002-06-18 Hannstar Display Corp. Back-channel-etch process for forming TFT matrix of LCD with reduced masking steps
US6479398B1 (en) 2000-08-02 2002-11-12 Industrial Technology Research Institute Method of manufacturing an amorphous-silicon thin film transistor
US6509614B1 (en) 2001-08-28 2003-01-21 Hannstar Display Corp. TFT-LCD formed with four masking steps
US6525342B2 (en) 2001-05-23 2003-02-25 International Business Machines Corporation Low resistance wiring in the periphery region of displays
US6548960B2 (en) 1999-12-24 2003-04-15 Semiconductor Energy Laboratory Co., Ltd. Electronic device
US20030076282A1 (en) 2001-10-19 2003-04-24 Semiconductor Energy Laboratory Co., Ltd. Display device and method for driving the same
US6613620B2 (en) 2000-07-31 2003-09-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
US6686273B2 (en) 2001-09-26 2004-02-03 Sharp Laboratories Of America, Inc. Method of fabricating copper interconnects with very low-k inter-level insulator
US6768531B2 (en) 2001-07-31 2004-07-27 Hitachi, Ltd. Liquid crystal display device
US6812637B2 (en) 2003-03-13 2004-11-02 Eastman Kodak Company OLED display with auxiliary electrode
US6967407B2 (en) 2000-09-06 2005-11-22 Renesas Technology Corp. Semiconductor device and method of manufacturing the semiconductor device
US7030553B2 (en) 2003-08-19 2006-04-18 Eastman Kodak Company OLED device having microcavity gamut subpixels and a within gamut subpixel
US7045406B2 (en) 2002-12-03 2006-05-16 Asm International, N.V. Method of forming an electrode with adjusted work function
US7129634B2 (en) 2004-04-07 2006-10-31 Eastman Kodak Company Color OLED with added color gamut pixels
US7190419B2 (en) 2003-12-03 2007-03-13 Lg.Philips Lcd Co., Ltd. Liquid crystal display device and method of fabricating the same
US7199518B2 (en) 2003-10-21 2007-04-03 Corning Incorporated OLED structures with barrier layer and strain relief
US7209057B2 (en) 2005-04-19 2007-04-24 Mitsubishi Denki Kabushiki Kaisha Decode circuitry and a display device using the same
US7227542B2 (en) 2001-02-09 2007-06-05 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device and method of driving the same
US20070268229A1 (en) 2006-05-22 2007-11-22 Byung Koo Kang Liquid crystal display device and method for driving the same
US7402468B2 (en) 2003-11-29 2008-07-22 Samsung Sdi Co., Ltd. Flat panel display and method of fabricating the same
US7419858B2 (en) 2006-08-31 2008-09-02 Sharp Laboratories Of America, Inc. Recessed-gate thin-film transistor with self-aligned lightly doped drain
US20080252202A1 (en) 2007-04-11 2008-10-16 General Electric Company Light-emitting device and article
US7510891B2 (en) 2005-11-12 2009-03-31 Samsung Sdi Co., Ltd. Organic light emitting display device and method of manufacturing the same
US20090102052A1 (en) 2007-10-22 2009-04-23 Sang Wook Ryu Semiconductor Device and Fabricating Method Thereof
US7550306B2 (en) 2002-12-28 2009-06-23 Lg Display Co., Ltd. Dual panel-type organic electroluminescent device and method for fabricating the same
US7553707B2 (en) 2005-02-24 2009-06-30 Quanta Display, Inc. Method for manufacturing a Liquid crystal display device
US7563669B2 (en) 2006-05-16 2009-07-21 Agere Systems Inc. Integrated circuit with a trench capacitor structure and method of manufacture
US7602456B2 (en) 2006-05-19 2009-10-13 Mikuni Electoron Co. Ltd Method of manufacturing LCD apparatus by using halftone exposure method
US7609342B2 (en) 2001-10-22 2009-10-27 Samsung Electronics Co., Ltd. Liquid crystal display for enhancing reflection and method of manufacturing the same
US7671939B2 (en) 2005-12-23 2010-03-02 Mitsubishi Electric Corporation Liquid crystal display element
JP2010056015A (en) 2008-08-29 2010-03-11 Fujifilm Corp Display device and method of manufacturing the same
US20100156771A1 (en) 2008-12-18 2010-06-24 Bong-Jun Lee Liquid Crystal Display
US7759857B2 (en) 2005-04-14 2010-07-20 Thomson Licensing Active-matrix display with electrooptic elements having lower bilayer electrodes
US7816677B2 (en) 2008-02-12 2010-10-19 Samsung Electronics Co., Ltd. Organic light emitting device
US7843130B2 (en) 2007-08-27 2010-11-30 Canon Kabushiki Kaisha Organic light-emitting apparatus
US7855508B2 (en) 2007-09-17 2010-12-21 Global Oled Technology Llc LED device having improved light output
US20100330811A1 (en) 2009-06-29 2010-12-30 Oki Semiconductor Co., Ltd. Method for forming via holes
US20110012125A1 (en) 2008-04-29 2011-01-20 Gareth Nicholas Thin film transistor and active matrix display
WO2011030620A1 (en) 2009-09-09 2011-03-17 Fujifilm Corporation Organic el device optical member and organic el device
US7919918B2 (en) 2005-11-09 2011-04-05 Samsung Mobile Display Co., Ltd. Organic light emitting display device
US7952104B2 (en) 2005-07-05 2011-05-31 Stmicroelectronics, S.R.L. Thin-film transistor (TFT) device
US7956825B2 (en) 2003-09-29 2011-06-07 Transpacific Infinity, Llc Pixel circuit for an active matrix organic light-emitting diode display
US7969087B2 (en) 2008-04-04 2011-06-28 Samsung Electronics Co., Ltd. Organic light emitting diode display and method for manufacturing the same
US7973470B2 (en) 2008-02-26 2011-07-05 Global Oled Technology Llc Led device having improved color
US20110227850A1 (en) * 2010-03-19 2011-09-22 Kum-Mi Oh Touch sensing type liquid crystal display device and method of fabricating the same
US8053978B2 (en) 2008-09-22 2011-11-08 Samsung Electronics Co., Ltd. Organic light emitting diode displays with transflective members
US8064028B2 (en) 2007-03-16 2011-11-22 Sony Corporation Method for manufacturing electro-optical device wherein an electrostatic protection circuit is shielded by a light-shielding sheet that is separate and apart from the electro-optical device
TW201142797A (en) 2009-10-16 2011-12-01 Semiconductor Energy Lab Liquid crystal display device and electronic device including the liquid crystal display device
US8072080B2 (en) 2006-12-26 2011-12-06 Seiko Epson Corporation Connection structure, electro-optical device, and method for production of electro-optical device
WO2011151970A1 (en) 2010-06-02 2011-12-08 シャープ株式会社 Thin film transistor, contact structure, substrate, display device, and processes for producing same
US8089429B2 (en) 2007-02-21 2012-01-03 Sony Corporation Display apparatus and drive method therefor, and electronic equipment
US8102338B2 (en) 2007-11-05 2012-01-24 Samsung Electronics Co., Ltd. Organic light emitting diode display and method for manufacturing the same
US8133748B2 (en) 1999-10-12 2012-03-13 Semiconductor Energy Laboratory Co., Ltd. EL display device and method of manufacturing the same
US20120087460A1 (en) 2009-06-18 2012-04-12 Sharp Kabushiki Kaisha Semiconductor device
US20120105495A1 (en) 2010-10-28 2012-05-03 Sang-Moo Choi Organic light emitting display
US20120119211A1 (en) 2010-11-17 2012-05-17 Chimei Innolux Corporation Thin film transistors and methods for manufacturing the same
US8236628B2 (en) 2009-09-25 2012-08-07 Beijing Boe Optoelectronics Technology Co., Ltd. Array substrate and manufacturing method
US20120205658A1 (en) 2002-04-15 2012-08-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor display device and method of manufacturing the same
US8278162B2 (en) 2009-05-01 2012-10-02 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US8278661B2 (en) 2008-01-04 2012-10-02 Samsung Electronics Co., Ltd. Thin film transistor, display device including the same, and method for manufacturing the same
US20120248455A1 (en) 2009-09-02 2012-10-04 Katholieke Universiteit Leuven Process for manufacturing a crystalline silicon layer
US8294147B2 (en) 2009-07-10 2012-10-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method the same
US20120268396A1 (en) 2011-04-21 2012-10-25 Lg Display Co., Ltd. Substrate for in-cell type touch sensor liquid crystal display device and method of fabricating the same
US8297991B2 (en) 1998-11-11 2012-10-30 Semiconductor Energy Laboratory Co., Ltd. Exposure device, exposure method and method of manufacturing semiconductor device
US20120287102A1 (en) 2011-05-13 2012-11-15 Sony Corporation Pixel circuit, display device, electronic apparatus, and method for driving pixel circuit
US20120299976A1 (en) 2011-05-26 2012-11-29 Chimei Innolux Corporation Display device and control method thereof
US8339531B2 (en) 2009-11-06 2012-12-25 Sharp Kabushiki Kaisha Display device
US8363197B2 (en) 2005-07-21 2013-01-29 Sony Corporation Liquid crystal display device and its manufacturing method
US20130027646A1 (en) 2011-07-30 2013-01-31 Cho Hang-Sup In-plane switching mode liquid crystal display device and method of fabricating the same
US8368674B2 (en) 2004-08-10 2013-02-05 Lg Display Co., Ltd. Organic electroluminescent device including thin film transistor and method of fabricating the same
US8377762B2 (en) 2009-09-16 2013-02-19 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device and manufacturing method thereof
EP2048538B1 (en) 2007-10-09 2013-02-27 Hitachi Displays, Ltd. Liquid crystal display device
US8427607B2 (en) 2008-12-04 2013-04-23 Lg Display Co. Ltd. Array substrate for transflective liquid crystal display device and method of fabricating the same
US8455872B2 (en) 2008-12-05 2013-06-04 Koninklijke Philips Electronics N.V. Electronic devices having plastic substrates
US8471256B2 (en) 2009-11-27 2013-06-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US20130161622A1 (en) 2011-12-22 2013-06-27 Chimei Innolux Corporation Thin film transistor substrate manufacturing method thereof, display
US8508709B2 (en) * 2010-08-11 2013-08-13 Au Optronics Corporation Method of repairing pixel structure, repaired pixel structure and pixel array
US8508562B2 (en) 2001-10-10 2013-08-13 Hitachi Displays, Ltd. Image display device
US8552655B2 (en) 2009-05-25 2013-10-08 Panasonic Corporation Image display apparatus
US8568877B2 (en) 2010-03-09 2013-10-29 Board Of Regents Of The University Of Texas System Porous and non-porous nanostructures
US20130328053A1 (en) 2012-06-12 2013-12-12 Apple Inc. Thin Film Transistor with Increased Doping Regions
US8610860B2 (en) 2010-09-17 2013-12-17 Boe Technology Group Co., Ltd. Array substrate and manufacturing method thereof, and liquid crystal display
US20130335658A1 (en) 2012-06-15 2013-12-19 Apple Inc. Pixel Architecture for Electronic Displays
US20130337596A1 (en) 2012-06-15 2013-12-19 Apple Inc. Back Channel Etch Metal-Oxide Thin Film Transistor and Process
US20140061656A1 (en) 2012-08-31 2014-03-06 Apple Inc. Two Doping Regions in Lightly Doped Drain for Thin Film Transistors and Associated Doping Processes
US20140070225A1 (en) 2012-09-07 2014-03-13 Apple Inc. Hydrogenation and Crystallization of Polycrystalline Silicon
US20140084292A1 (en) 2012-09-27 2014-03-27 Apple Inc. Connection to First Metal Layer in Thin Film Transistor Process
US8692743B2 (en) 2010-10-28 2014-04-08 Au Optronics Corp. Pixel driving circuit of an organic light emitting diode
US20140103349A1 (en) 2012-08-31 2014-04-17 Apple Inc. Different lightly doped drain length control for self-align light drain doping process
US20140104527A1 (en) 2012-10-17 2014-04-17 Apple Inc. Process Architecture for Color Filter Array in Active Matrix Liquid Crystal Display
US20140120657A1 (en) 2012-10-30 2014-05-01 Apple Inc. Back Channel Etching Oxide Thin Film Transistor Process Architecture
US20140204067A1 (en) 2013-01-21 2014-07-24 Apple Inc. Pixel Circuits and Driving Schemes for Active Matrix Organic Light Emitting Diodes
US20140203245A1 (en) 2013-01-24 2014-07-24 Apple Inc. Active Matrix Organic Light Emitting Diode Display Having Variable Optical Path Length for Microcavity
US20140211120A1 (en) 2013-01-29 2014-07-31 Apple Inc. Third Metal Layer for Thin Film Transistor witih Reduced Defects in Liquid Crystal Display
US20140252317A1 (en) 2013-03-06 2014-09-11 Apple Inc. Reducing sheet resistance for common electrode in top emission organic light emitting diode display

Patent Citations (110)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4080619A (en) 1975-04-30 1978-03-21 Sony Corporation Bipolar type semiconductor device
US4958205A (en) 1985-03-29 1990-09-18 Matsushita Electric Industrial Co., Ltd. Thin film transistor array and method of manufacturing the same
EP0376329B1 (en) 1988-12-28 1995-03-08 Sony Corporation Liquid crystal display device
US5075237A (en) 1990-07-26 1991-12-24 Industrial Technology Research Institute Process of making a high photosensitive depletion-gate thin film transistor
US5642129A (en) 1994-03-23 1997-06-24 Kopin Corporation Color sequential display panels
US5698902A (en) 1994-12-19 1997-12-16 Matsushita Electric Industrial Co., Ltd. Semiconductor device having finely configured gate electrodes
US5721155A (en) 1995-02-13 1998-02-24 Lg Semicon Co., Ltd. Method for forming a via contact of a semiconductor device
US5990492A (en) 1995-05-30 1999-11-23 Samsung Electronics Co., Ltd. Self-aligned thin-film transistor for a liquid crystal display having source and drain electrodes of different material
US5668613A (en) 1995-05-31 1997-09-16 Samsung Electronics Co., Ltd. Liquid crystal display with a plurality of contiguous pixels or pixel groups with the same or different storage capacitances
US5994721A (en) 1995-06-06 1999-11-30 Ois Optical Imaging Systems, Inc. High aperture LCD with insulating color filters overlapping bus lines on active substrate
US8859947B2 (en) 1998-11-11 2014-10-14 Semiconductor Energy Laboratory Co., Ltd. Display device comprising at least dual transistor electrically connected to dual parallel wiring
US8297991B2 (en) 1998-11-11 2012-10-30 Semiconductor Energy Laboratory Co., Ltd. Exposure device, exposure method and method of manufacturing semiconductor device
US6246179B1 (en) 1998-12-01 2001-06-12 Sanyo Electric Co., Ltd. Emissive element and display device using such element
US8133748B2 (en) 1999-10-12 2012-03-13 Semiconductor Energy Laboratory Co., Ltd. EL display device and method of manufacturing the same
US6406928B1 (en) 1999-12-20 2002-06-18 Hannstar Display Corp. Back-channel-etch process for forming TFT matrix of LCD with reduced masking steps
US6548960B2 (en) 1999-12-24 2003-04-15 Semiconductor Energy Laboratory Co., Ltd. Electronic device
US6372636B1 (en) 2000-06-05 2002-04-16 Chartered Semiconductor Manufacturing Ltd. Composite silicon-metal nitride barrier to prevent formation of metal fluorides in copper damascene
US6613620B2 (en) 2000-07-31 2003-09-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
US6479398B1 (en) 2000-08-02 2002-11-12 Industrial Technology Research Institute Method of manufacturing an amorphous-silicon thin film transistor
US6967407B2 (en) 2000-09-06 2005-11-22 Renesas Technology Corp. Semiconductor device and method of manufacturing the semiconductor device
US7227542B2 (en) 2001-02-09 2007-06-05 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device and method of driving the same
US6525342B2 (en) 2001-05-23 2003-02-25 International Business Machines Corporation Low resistance wiring in the periphery region of displays
US6768531B2 (en) 2001-07-31 2004-07-27 Hitachi, Ltd. Liquid crystal display device
US6509614B1 (en) 2001-08-28 2003-01-21 Hannstar Display Corp. TFT-LCD formed with four masking steps
US6686273B2 (en) 2001-09-26 2004-02-03 Sharp Laboratories Of America, Inc. Method of fabricating copper interconnects with very low-k inter-level insulator
US8508562B2 (en) 2001-10-10 2013-08-13 Hitachi Displays, Ltd. Image display device
US20030076282A1 (en) 2001-10-19 2003-04-24 Semiconductor Energy Laboratory Co., Ltd. Display device and method for driving the same
US7609342B2 (en) 2001-10-22 2009-10-27 Samsung Electronics Co., Ltd. Liquid crystal display for enhancing reflection and method of manufacturing the same
US20120205658A1 (en) 2002-04-15 2012-08-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor display device and method of manufacturing the same
US7045406B2 (en) 2002-12-03 2006-05-16 Asm International, N.V. Method of forming an electrode with adjusted work function
US7550306B2 (en) 2002-12-28 2009-06-23 Lg Display Co., Ltd. Dual panel-type organic electroluminescent device and method for fabricating the same
US6812637B2 (en) 2003-03-13 2004-11-02 Eastman Kodak Company OLED display with auxiliary electrode
US7030553B2 (en) 2003-08-19 2006-04-18 Eastman Kodak Company OLED device having microcavity gamut subpixels and a within gamut subpixel
US7956825B2 (en) 2003-09-29 2011-06-07 Transpacific Infinity, Llc Pixel circuit for an active matrix organic light-emitting diode display
US7199518B2 (en) 2003-10-21 2007-04-03 Corning Incorporated OLED structures with barrier layer and strain relief
US7402468B2 (en) 2003-11-29 2008-07-22 Samsung Sdi Co., Ltd. Flat panel display and method of fabricating the same
US7190419B2 (en) 2003-12-03 2007-03-13 Lg.Philips Lcd Co., Ltd. Liquid crystal display device and method of fabricating the same
US7129634B2 (en) 2004-04-07 2006-10-31 Eastman Kodak Company Color OLED with added color gamut pixels
US8368674B2 (en) 2004-08-10 2013-02-05 Lg Display Co., Ltd. Organic electroluminescent device including thin film transistor and method of fabricating the same
US7553707B2 (en) 2005-02-24 2009-06-30 Quanta Display, Inc. Method for manufacturing a Liquid crystal display device
US7759857B2 (en) 2005-04-14 2010-07-20 Thomson Licensing Active-matrix display with electrooptic elements having lower bilayer electrodes
US7209057B2 (en) 2005-04-19 2007-04-24 Mitsubishi Denki Kabushiki Kaisha Decode circuitry and a display device using the same
US7952104B2 (en) 2005-07-05 2011-05-31 Stmicroelectronics, S.R.L. Thin-film transistor (TFT) device
US8363197B2 (en) 2005-07-21 2013-01-29 Sony Corporation Liquid crystal display device and its manufacturing method
US7919918B2 (en) 2005-11-09 2011-04-05 Samsung Mobile Display Co., Ltd. Organic light emitting display device
US7510891B2 (en) 2005-11-12 2009-03-31 Samsung Sdi Co., Ltd. Organic light emitting display device and method of manufacturing the same
US7671939B2 (en) 2005-12-23 2010-03-02 Mitsubishi Electric Corporation Liquid crystal display element
US7563669B2 (en) 2006-05-16 2009-07-21 Agere Systems Inc. Integrated circuit with a trench capacitor structure and method of manufacture
US7602456B2 (en) 2006-05-19 2009-10-13 Mikuni Electoron Co. Ltd Method of manufacturing LCD apparatus by using halftone exposure method
US20070268229A1 (en) 2006-05-22 2007-11-22 Byung Koo Kang Liquid crystal display device and method for driving the same
US7419858B2 (en) 2006-08-31 2008-09-02 Sharp Laboratories Of America, Inc. Recessed-gate thin-film transistor with self-aligned lightly doped drain
US8072080B2 (en) 2006-12-26 2011-12-06 Seiko Epson Corporation Connection structure, electro-optical device, and method for production of electro-optical device
US8089429B2 (en) 2007-02-21 2012-01-03 Sony Corporation Display apparatus and drive method therefor, and electronic equipment
US8064028B2 (en) 2007-03-16 2011-11-22 Sony Corporation Method for manufacturing electro-optical device wherein an electrostatic protection circuit is shielded by a light-shielding sheet that is separate and apart from the electro-optical device
US20080252202A1 (en) 2007-04-11 2008-10-16 General Electric Company Light-emitting device and article
US7843130B2 (en) 2007-08-27 2010-11-30 Canon Kabushiki Kaisha Organic light-emitting apparatus
US7855508B2 (en) 2007-09-17 2010-12-21 Global Oled Technology Llc LED device having improved light output
EP2048538B1 (en) 2007-10-09 2013-02-27 Hitachi Displays, Ltd. Liquid crystal display device
US20090102052A1 (en) 2007-10-22 2009-04-23 Sang Wook Ryu Semiconductor Device and Fabricating Method Thereof
US8102338B2 (en) 2007-11-05 2012-01-24 Samsung Electronics Co., Ltd. Organic light emitting diode display and method for manufacturing the same
US8278661B2 (en) 2008-01-04 2012-10-02 Samsung Electronics Co., Ltd. Thin film transistor, display device including the same, and method for manufacturing the same
US7816677B2 (en) 2008-02-12 2010-10-19 Samsung Electronics Co., Ltd. Organic light emitting device
US7973470B2 (en) 2008-02-26 2011-07-05 Global Oled Technology Llc Led device having improved color
US7969087B2 (en) 2008-04-04 2011-06-28 Samsung Electronics Co., Ltd. Organic light emitting diode display and method for manufacturing the same
US20110012125A1 (en) 2008-04-29 2011-01-20 Gareth Nicholas Thin film transistor and active matrix display
JP2010056015A (en) 2008-08-29 2010-03-11 Fujifilm Corp Display device and method of manufacturing the same
US8053978B2 (en) 2008-09-22 2011-11-08 Samsung Electronics Co., Ltd. Organic light emitting diode displays with transflective members
US8427607B2 (en) 2008-12-04 2013-04-23 Lg Display Co. Ltd. Array substrate for transflective liquid crystal display device and method of fabricating the same
US8455872B2 (en) 2008-12-05 2013-06-04 Koninklijke Philips Electronics N.V. Electronic devices having plastic substrates
US20100156771A1 (en) 2008-12-18 2010-06-24 Bong-Jun Lee Liquid Crystal Display
US8278162B2 (en) 2009-05-01 2012-10-02 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US8552655B2 (en) 2009-05-25 2013-10-08 Panasonic Corporation Image display apparatus
US20120087460A1 (en) 2009-06-18 2012-04-12 Sharp Kabushiki Kaisha Semiconductor device
US20100330811A1 (en) 2009-06-29 2010-12-30 Oki Semiconductor Co., Ltd. Method for forming via holes
US8294147B2 (en) 2009-07-10 2012-10-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method the same
US20120248455A1 (en) 2009-09-02 2012-10-04 Katholieke Universiteit Leuven Process for manufacturing a crystalline silicon layer
WO2011030620A1 (en) 2009-09-09 2011-03-17 Fujifilm Corporation Organic el device optical member and organic el device
US8377762B2 (en) 2009-09-16 2013-02-19 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device and manufacturing method thereof
US8236628B2 (en) 2009-09-25 2012-08-07 Beijing Boe Optoelectronics Technology Co., Ltd. Array substrate and manufacturing method
TW201142797A (en) 2009-10-16 2011-12-01 Semiconductor Energy Lab Liquid crystal display device and electronic device including the liquid crystal display device
US8339531B2 (en) 2009-11-06 2012-12-25 Sharp Kabushiki Kaisha Display device
US8471256B2 (en) 2009-11-27 2013-06-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US8568877B2 (en) 2010-03-09 2013-10-29 Board Of Regents Of The University Of Texas System Porous and non-porous nanostructures
US20110227850A1 (en) * 2010-03-19 2011-09-22 Kum-Mi Oh Touch sensing type liquid crystal display device and method of fabricating the same
US20130069061A1 (en) 2010-06-02 2013-03-21 Makoto Nakazawa Thin film transistor, contact structure, substrate, display device, and methods for manufacturing the same
WO2011151970A1 (en) 2010-06-02 2011-12-08 シャープ株式会社 Thin film transistor, contact structure, substrate, display device, and processes for producing same
US8508709B2 (en) * 2010-08-11 2013-08-13 Au Optronics Corporation Method of repairing pixel structure, repaired pixel structure and pixel array
US8610860B2 (en) 2010-09-17 2013-12-17 Boe Technology Group Co., Ltd. Array substrate and manufacturing method thereof, and liquid crystal display
US8692743B2 (en) 2010-10-28 2014-04-08 Au Optronics Corp. Pixel driving circuit of an organic light emitting diode
US20120105495A1 (en) 2010-10-28 2012-05-03 Sang-Moo Choi Organic light emitting display
US20120119211A1 (en) 2010-11-17 2012-05-17 Chimei Innolux Corporation Thin film transistors and methods for manufacturing the same
US20120268396A1 (en) 2011-04-21 2012-10-25 Lg Display Co., Ltd. Substrate for in-cell type touch sensor liquid crystal display device and method of fabricating the same
US20120287102A1 (en) 2011-05-13 2012-11-15 Sony Corporation Pixel circuit, display device, electronic apparatus, and method for driving pixel circuit
US20120299976A1 (en) 2011-05-26 2012-11-29 Chimei Innolux Corporation Display device and control method thereof
US20130027646A1 (en) 2011-07-30 2013-01-31 Cho Hang-Sup In-plane switching mode liquid crystal display device and method of fabricating the same
US20130161622A1 (en) 2011-12-22 2013-06-27 Chimei Innolux Corporation Thin film transistor substrate manufacturing method thereof, display
US20130328053A1 (en) 2012-06-12 2013-12-12 Apple Inc. Thin Film Transistor with Increased Doping Regions
US20140225117A1 (en) 2012-06-12 2014-08-14 Apple Inc. Thin Film Transistor with Increased Doping Regions
US20130337596A1 (en) 2012-06-15 2013-12-19 Apple Inc. Back Channel Etch Metal-Oxide Thin Film Transistor and Process
US20130335658A1 (en) 2012-06-15 2013-12-19 Apple Inc. Pixel Architecture for Electronic Displays
US20140103349A1 (en) 2012-08-31 2014-04-17 Apple Inc. Different lightly doped drain length control for self-align light drain doping process
US20140061656A1 (en) 2012-08-31 2014-03-06 Apple Inc. Two Doping Regions in Lightly Doped Drain for Thin Film Transistors and Associated Doping Processes
US20140070225A1 (en) 2012-09-07 2014-03-13 Apple Inc. Hydrogenation and Crystallization of Polycrystalline Silicon
US20140084292A1 (en) 2012-09-27 2014-03-27 Apple Inc. Connection to First Metal Layer in Thin Film Transistor Process
US20140104527A1 (en) 2012-10-17 2014-04-17 Apple Inc. Process Architecture for Color Filter Array in Active Matrix Liquid Crystal Display
US20140120657A1 (en) 2012-10-30 2014-05-01 Apple Inc. Back Channel Etching Oxide Thin Film Transistor Process Architecture
US20140204067A1 (en) 2013-01-21 2014-07-24 Apple Inc. Pixel Circuits and Driving Schemes for Active Matrix Organic Light Emitting Diodes
US20140203245A1 (en) 2013-01-24 2014-07-24 Apple Inc. Active Matrix Organic Light Emitting Diode Display Having Variable Optical Path Length for Microcavity
US20140211120A1 (en) 2013-01-29 2014-07-31 Apple Inc. Third Metal Layer for Thin Film Transistor witih Reduced Defects in Liquid Crystal Display
US20140252317A1 (en) 2013-03-06 2014-09-11 Apple Inc. Reducing sheet resistance for common electrode in top emission organic light emitting diode display

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20180069034A1 (en) * 2016-01-28 2018-03-08 Wuhan China Star Optoelectronics Technology Co., Ltd. Manufacture method of ltps array substrate
US9935137B2 (en) * 2016-01-28 2018-04-03 Wuhan China Star Optoelectronics Technology Co., Ltd. Manufacture method of LTPS array substrate

Also Published As

Publication number Publication date
US20140091390A1 (en) 2014-04-03

Similar Documents

Publication Publication Date Title
US8999771B2 (en) Protection layer for halftone process of third metal
US8563980B2 (en) Array substrate and manufacturing method
KR101575750B1 (en) Thin film transistor array panel and manufacturing method of the same
US7935579B2 (en) Thin film transistor array substrate and method for fabricating the same
JP5593047B2 (en) Method for manufacturing array substrate of liquid crystal display device
US7649581B2 (en) Array substrate of an LCD comprising first and second gate insulating layers and method of fabricating the same
US8735888B2 (en) TFT-LCD array substrate and manufacturing method thereof
KR101392276B1 (en) Thin film transistor substrate and method of manufacturing the same
US8748320B2 (en) Connection to first metal layer in thin film transistor process
US9837477B2 (en) Array substrate and method of manufacturing the same
JP2002141512A (en) Patterning method of thin film, tft array substrate using the patterning method, and manufacturing method of the tft array substrate
JP2007318144A (en) Tft-lcd array substrate structure and its manufacture method
US9721978B2 (en) Thin film transistor device, manufacturing method thereof, and display apparatus
WO2016004692A1 (en) Array substrate manufacturing method
US20110069247A1 (en) Tft-lcd array substrate and manufacturing method thereof
TWI471948B (en) A method for forming an oxide thin film transistor
WO2013181915A1 (en) Tft array substrate, method of fabricating same, and display device
JP5679397B2 (en) Method for manufacturing thin film transistor substrate
KR101980751B1 (en) Thin film transistor substrate and method of fabricating the same
US20170243901A1 (en) Thin film transistor array substrate, method for manufacturing the same, and display device
KR20090011704A (en) Thin film transistor substrate and method of manufacturig the same
US9081243B2 (en) TFT substrate, method for producing same, and display device
KR20010010117A (en) Manufacturing method of a thin film transistor array panel for liquid crystal display
US20200035709A1 (en) Method for manufacturing thin-film transistor array substrate and thin-film transistor array substrate
US9818767B2 (en) Display device having jumping structure with connection electrode and method for fabricating the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: APPLE INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HUNG, MING-CHIN;YANG, BYUNG DUK;KIM, KYUNG WOOK;AND OTHERS;SIGNING DATES FROM 20120927 TO 20120928;REEL/FRAME:029051/0758

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20230407