US8148225B2 - Fully-depleted (FD)(SOI) MOSFET access transistor and method of fabrication - Google Patents

Fully-depleted (FD)(SOI) MOSFET access transistor and method of fabrication Download PDF

Info

Publication number
US8148225B2
US8148225B2 US12/401,555 US40155509A US8148225B2 US 8148225 B2 US8148225 B2 US 8148225B2 US 40155509 A US40155509 A US 40155509A US 8148225 B2 US8148225 B2 US 8148225B2
Authority
US
United States
Prior art keywords
forming
soi
gate stack
silicon
soi substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime, expires
Application number
US12/401,555
Other versions
US20090176338A1 (en
Inventor
Hongmei Wang
John K. Zahurak
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
US Bank NA
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Priority to US12/401,555 priority Critical patent/US8148225B2/en
Publication of US20090176338A1 publication Critical patent/US20090176338A1/en
Application granted granted Critical
Publication of US8148225B2 publication Critical patent/US8148225B2/en
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MICRON TECHNOLOGY, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT reassignment MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: MICRON TECHNOLOGY, INC.
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Assignors: MICRON TECHNOLOGY, INC.
Assigned to JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT reassignment JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MICRON SEMICONDUCTOR PRODUCTS, INC., MICRON TECHNOLOGY, INC.
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Assigned to MICRON TECHNOLOGY, INC., MICRON SEMICONDUCTOR PRODUCTS, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Adjusted expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4908Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/84Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1203Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H01L29/78621Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/05Making the transistor
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/09Manufacture or treatment with simultaneous manufacture of the peripheral circuit region and memory cells
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/50Peripheral circuit region structures

Definitions

  • Silicon-on-Insulator (SOI) technology employs a layer of semiconductor material formed over an insulating layer on a supporting bulk wafer.
  • the structure can be formed by different well-known techniques in the art, for example, separation by implanted oxygen (SIMOX), bonding and etching back (BESOI), and zone melting and recrystallization (ZMR), among others.
  • SIMOX separation by implanted oxygen
  • BESOI bonding and etching back
  • ZMR zone melting and recrystallization
  • the structure comprises a film of monocrystalline silicon formed on a buried layer of silicon dioxide which is formed on a monocrystalline silicon substrate.
  • FIGS. 1-4 One technique for the formation of a SOI substrate by a conventional bonding and etching back method of the prior art is illustrated in FIGS. 1-4 .
  • the process starts with the preparation of a silicon substrate 10 ( FIG. 1 ).
  • the silicon substrate 10 is thermally oxidized to grow a layer of silicon oxide 12 ( FIG. 1 ), with a thickness of about 1,000 ⁇ to about 2 ⁇ m.
  • a single crystalline silicon substrate 14 is opposed to the silicon oxide layer 12 , as shown in FIG. 2 .
  • the silicon substrate 10 with the oxide layer 12 , is then contacted with the crystalline silicon substrate 14 , and the resultant structure is heated to a temperature of about 1000° C., so that the crystalline silicon of the crystalline silicon substrate 14 adheres to the silicon oxide layer 12 , as shown in FIG. 3 .
  • the crystalline silicon substrate 14 is polished and its thickness is decreased to approximately 1.5 microns.
  • a SOI substrate 15 ( FIG. 4 ) is formed of the silicon substrate 10 , the silicon oxide layer 12 , and the crystalline silicon substrate 14 .
  • MOSFETs Field effect transistors such as MOSFETs, which are fabricated in the upper silicon layer of a SOI structure, such as the SOI substrate 15 of FIG. 4 , are known in the art.
  • MOSFETs are fabricated by placing an undoped polycrystalline material, for example polysilicon, over a relatively thin gate oxide, and implanting the polycrystalline material and adjacent active regions with an impurity dopant material to form source and drain regions. If the impurity dopant material for forming the source/drain regions is n-type, then the resulting MOSFET is an NMOSFET (“NMOS”) device. Conversely, if the impurity dopant material for forming the source/drain regions is p-type, then the resulting MOSFET is a PMOSFET (“PMOS”) device.
  • NMOS NMOSFET
  • PMOS PMOSFET
  • Field effect transistors fabricated in the upper silicon layer of a SOI structure have multiple advantages over the transistors fabricated on the conventional bulk silicon substrates. These advantages include, among others, resistance to short-channel effect, increased current drive, higher packing density, and reduced parasitic capacitance.
  • SOI technology still has some drawbacks, which reduce the benefits of using it for high-performance and high-density ultra large scale integrated (ULSI) circuits.
  • One drawback of the SOI technology is the conductivity of the top silicon layer and its inherent floating body effect, which has particular significance for partially-depleted (PD) or non-fully depleted SOI devices.
  • the floating body effect in such devices occurs as a result of the buried oxide that isolates the channel region of such device and allows charge carriers to build up in the channel region.
  • charge carriers holes in an nMOSFET and electrons in a pMOSFET
  • charge carriers generated by impact ionization and drain junction leakage near the drain/body region, accumulate near the source/body region of the transistor.
  • sufficient carriers accumulate, they are stored in the floating body, which is formed right below the channel region, and alter the floating body potential.
  • kinks in the I/V curve occur, the threshold voltage is lowered, the dynamic data retention time is altered, and the overall electrical performance of the device may be severely degraded.
  • FD SOI MOSFET fully depleted MOSFET
  • the silicon layer or island must be sufficiently thin, less than about 400 Angstroms for state-of-the art technology, so that the entire thickness of the body region is depleted of majority carriers and both junctions are at ground.
  • silicon islands of less than 400 Angstroms thick are extremely costly and difficult to manufacture, due primarily to the sensitivity to variations of silicon film thickness and doping profile across the wafer, as well as to the large source/drain parasitic resistance.
  • V T the low threshold voltage of a conventional fully depleted (FD) SOI causes large subthreshold leakage and low subthreshold voltage (V t ), which in turn greatly reduce the static retention time of a DRAM.
  • the present invention provides a fully-depleted (FD) Silicon-on-Insulator (SOI) MOSFET device, for example, a FD SOI NMOS access transistor, with high threshold voltage and reduced leakage.
  • the present invention also provides a simple method for forming a fully-depleted (FD) Silicon-on-Insulator (SOI) MOSFET device on a SOI substrate, which does not require an additional silicon thinning process which is typical for the formation of such fully-depleted (FD) Silicon-on-Insulator (SOI) MOSFET devices.
  • the fully-depleted (FD) Silicon-on-Insulator (SOI) MOSFET device of the present invention comprises a gate electrode of a conductivity type which is opposite the conductivity type of the source/drain regions.
  • a FD SOI NMOS access transistor formed in the memory array area of a SOI substrate according to the present invention comprises a p+ gate electrode and n+ source and drain regions.
  • the p+ gate electrode ensures the fully-depleted working mode of the SOI NMOS device.
  • the present invention also provides at least one fully-depleted (FD) SOI MOSFET device of a first conductivity type in a memory array area of a SOI substrate, and at least one partially-depleted (PD) SOI MOSFET device of the same conductivity type in a periphery area of the SOI substrate.
  • the fully-depleted (FD) SOI MOSFET device of the first conductivity type comprises a gate electrode of a second conductivity type which reduces the charge build up and the leakage current.
  • the present invention further provides a method of forming at least one partially-depleted (PD) SOI MOSFET device of a first conductivity type in a periphery area of a SOI substrate, while at least one fully-depleted (FD) SOI MOSFET device of the first conductivity type is formed in a memory array area of the SOI substrate.
  • the gate electrode of the fully-depleted (FD) SOI MOSFET device of the first conductivity type formed in the memory array area is doped with dopants of a second conductivity type to guarantee the fully-depleted working mode for the access SOI MOSFET in the memory array area.
  • the fully-depleted (FD) SOI MOSFET device of the present invention is fabricated on a SOI substrate which does not have to undergo an extra a silicon thinning process which is typically required for the formation of such fully-depleted (FD) SOI MOSFET devices.
  • FIG. 1 is a cross-sectional view of a SOI substrate at an initial stage of processing and in accordance with a method of the prior art.
  • FIG. 2 is a cross-sectional view of the SOI substrate of FIG. 1 at a stage of processing subsequent to that shown in FIG. 1 .
  • FIG. 3 is a cross-sectional view of the SOI substrate of FIG. 1 at a stage of processing subsequent to that shown in FIG. 2 .
  • FIG. 4 is a cross-sectional view of the SOI substrate of FIG. 1 at a stage of processing subsequent to that shown in FIG. 3 .
  • FIG. 5 is a cross-sectional view of a portion of a SOI substrate at an initial stage of processing on which a PD SOI NMOS device and a FD SOI NMOS device will be fabricated in accordance with an embodiment of the present invention.
  • FIG. 6 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 5 .
  • FIG. 7 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 6 .
  • FIG. 8 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 7 .
  • FIG. 9 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 8 .
  • FIG. 10 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 9 .
  • FIG. 11 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 10 .
  • FIG. 12 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 11 .
  • FIG. 13 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 12 .
  • FIG. 14 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 13 .
  • FIG. 15 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 14 .
  • FIG. 16 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 15 .
  • FIG. 17 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 16 .
  • FIG. 18 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 17 .
  • FIG. 19 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 18 .
  • FIG. 20 illustrates schematically the partially-depleted and fully-depleted modes of the two NMOS devices of FIG. 19 .
  • FIG. 21 is a graph illustrating the dependency of the drain current vs. gate voltage for a p+ gate FD SOI NMOS transistor fabricated according to an embodiment of the present invention.
  • FIG. 22 is a simulated comparative graph illustrating the change of the threshold voltage vs. the change of silicon film thickness for an n+ gate FD SOI NMOS transistor of the prior art and a p+ gate FD SOI NMOS transistor fabricated of the present invention.
  • FIG. 23 is a cross-sectional view of a DRAM memory device fabricated on the SOI substrate of FIG. 5 and comprising at least one FD SOI NMOS device fabricated in accordance with the present invention.
  • FIG. 24 is an illustration of a processing system having a memory cell access transistor comprising a MOSFET device constructed on a SOI substrate according to the present invention.
  • the present invention provides a method of forming at least one partially-depleted (PD) SOI MOSFET device of a first conductivity type in a periphery area of a SOI substrate, while at least one fully-depleted (FD) SOI MOSFET device of the first conductivity type is formed in a memory array area of the SOI substrate.
  • the gate electrode of the fully-depleted (FD) SOI MOSFET device of the first conductivity type formed in the memory array area is doped with impurity atoms of a second conductivity type to guarantee the fully-depleted working mode for the access SOI MOSFET in the memory array area.
  • the fully-depleted (FD) Silicon-on-Insulator (SOI) MOSFET device of the present invention has reduced leakage without reducing the threshold voltage, and is fabricated without extra thinning of silicon, which is typically required for the formation of such fully-depleted (FD) Silicon-on-Insulator (SOI) MOSFET devices.
  • FIGS. 5-19 illustrate a method for the fabrication of both a partially-depleted (PD) SOI MOSFET 200 ( FIG. 19 ) and a fully-depleted (FD) SOI MOSFET 100 ( FIG. 19 ) of the same conductivity type and on the same silicon film.
  • the partially-depleted (PD) NMOS transistor 200 ( FIG. 19 ) and the fully-depleted (FD) SOI NMOS transistor 100 ( FIG. 19 ) comprising a p+ gate electrode 60 a ( FIGS. 17-19 ) are both formed on the same SOI substrate 40 .
  • the present invention eliminates the need for an extra silicon thinning process conventionally employed in the formation of a fully-depleted (FD) SOI MOSFET.
  • the present invention will be described below with reference to the formation of two NMOS transistors each in their respective periphery and memory array regions of a SOI substrate, such as the partially-depleted (PD) NMOS transistor 200 ( FIG. 19 ) and the fully-depleted (FD) SOI NMOS transistor 100 ( FIG. 19 ), it must be understood that the invention is not limited to this embodiment. Accordingly, the invention also contemplates the formation of PMOS transistors in both the periphery and memory access regions, as well as the formation of a plurality of fully-depleted (FD) and partially-depleted (PD) transistors of the same or different conductivity type. In addition, although the partially-depleted (PD) NMOS transistor 200 ( FIG.
  • FIG. 5 illustrates a silicon-on-insulator (SOI) substrate 40 formed, for example, by a SIMOX, BESOI or ZMR technique.
  • the SOI substrate 40 comprises a first silicon substrate 50 and an insulating layer 52 , for example, a buried silicon oxide insulating layer 52 .
  • the SOI substrate 40 of FIG. 5 also comprises a second silicon substrate 54 .
  • thermally grown insulating layer 52 ( FIG. 5 ) will be made in this application as to the silicon dioxide layer 52 or the buried silicon oxide layer 52 , it must be understood that the present invention has applicability to other types of thermally grown insulating oxides.
  • the present invention is not limited to silicon oxides, and other oxides, such as a oxynitrides and saphire-intermediate oxides grown by chemical vapor deposition (CVD), may be used also in accordance with the characteristics of the particular SOI device.
  • CVD chemical vapor deposition
  • the present invention is explained with reference to silicon substrates, such as the first and second silicon substrates 50 , 54 ( FIG. 5 ), it must be understood that the substrate need not be silicon-based.
  • the invention has equal applicability to other semiconductor substrates, such as, for example, silicon-germanium, germanium, silicon-on-saphire, or gallium-arsenide substrates.
  • the thickness of the second silicon substrate 54 is reduced by thermal oxidation, for example, to achieve a thin silicon layer 55 of about 200 Angstroms to about 1,500 Angstroms, more preferably of about 300 Angstroms to about 1,200 Angstroms.
  • the top surface (not shown) of the silicon material of the second silicon substrate 54 is oxidized to form a silicon oxide layer (not shown) which is subsequently removed, by wet etch for example, to form the thin silicon layer 55 ( FIG. 6 ).
  • the thin silicon layer 55 need not have a thickness less than about 500 Angstroms, which is required for the body region to be fully depleted of majority carriers when the SOI MOSFET device is in the “on” state and both junctions are at ground.
  • fully-depleted SOI MOSFET devices will be formed without an extra (or additional) silicon thinning process, that is, without further reducing the thickness of the silicon layer 55 , which is of about 500 Angstroms to about 1,500 Angstroms, to less than about 500 Angstroms.
  • an isolation region 51 ( FIG. 7 ) is formed in the thin silicon layer 55 by any known technique, such as thermal oxidation of the underlying silicon in a LOCOS process, or by etching trenches and filling them with a dielectric or an oxide material in an STI process.
  • the isolation region 51 may be a field oxide region (FOX) or a shallow trench for isolation (STI).
  • the isolation region 51 is a shallow trench for isolation filled with high density plasma (HDP) oxide, a material which has a high ability to effectively fill narrow trenches.
  • HDP high density plasma
  • an insulating layer (not shown) formed of an oxide or of silicon nitride, for example, may be formed on the trench sidewalls, prior to filling the trench with the isolation dielectric, to aid in smoothing out the corners in the bottom of the trench and to reduce the amount of stress in the dielectric used to later fill in the trench.
  • the isolation region 51 provides electrical and physical separation, as well as isolation between neighboring transistor regions on the SOI substrate 40 . As illustrated in FIG. 7 , the isolation region 51 isolates region A of the thin silicon layer 55 on which memory access circuitry will be subsequently formed, from region B of the thin silicon layer 55 on which peripheral circuitry will be subsequently formed, all according to embodiments of the present invention.
  • a thin gate oxide layer 56 which will act as a gate insulator layer, is formed over the thin silicon layer 55 , as shown in FIG. 8 .
  • the thin gate oxide layer 56 may comprise silicon dioxide (SiO 2 ), for example, which may be thermally grown in an oxygen ambient, at a temperature between about 600° C. to about 1000° C. and to a thickness of about 10 Angstroms to about 100 Angstroms.
  • the gate insulator is not limited to silicon oxide and other dielectric materials such as oxynitride, Al 2 O 3 , Ta 2 O 5 or other high k material may be used as gate insulator layer.
  • an undoped gate layer 58 is formed over the thin gate oxide layer 56 .
  • the undoped gate layer 58 is formed of polysilicon which may be deposited over the thin gate oxide layer 56 by, for example, a low plasma chemical vapor deposition (LPCVD) method at a temperature of about 300° C. to about 700° C. and to a thickness of about 100 Angstroms to about 2,000 Angstroms.
  • LPCVD low plasma chemical vapor deposition
  • the undoped gate layer 58 is a layer of silicon/germanium (Si/Ge) material.
  • the gate silicon/germanium layer 58 is grown by a low plasma chemical vapor deposition (LPCVD) method in a reaction chamber at a temperature of about 900° C. to about 1200° C., and by employing a silicon (Si) and germanium (Ge) gas source to introduce a gaseous species containing silicon and germanium in the same reaction chamber.
  • LPCVD low plasma chemical vapor deposition
  • the silicon gas source may be, for example, silane (SiH 4 ), higher order silanes, such as disilane (Si 2 H 6 ), as well as other gaseous sources of silicon, such as dichlorsilane (SiH 2 Cl 2 ), trichlorsilane (SiHCl 3 ), or tetrachlorsilane (SiCl 4 ).
  • the germanium gas source may be, for example, a germane (GeH 4 ) source, or any other gaseous source containing germanium. The combination of the two gaseous sources allows deposition of the gate silicon/germanium layer 58 to a thickness of about 100 Angstroms to about 1500 Angstroms, more preferably of about 500 Angstroms to about 900 Angstroms.
  • the gate silicon/germanium layer 58 has a germanium composition of approximately 0-100% of the total composition, more preferably of about 15-50%.
  • the thickness of the gate silicon/germanium layer 58 is proportional to, and depends upon, the deposition time.
  • the undoped gate layer 58 may be formed of various materials, reference to the undoped gate layer 58 will be made in this application as to the undoped polysilicon layer 58 .
  • the invention also encompasses embodiments with a metal gate, for example, TiN, Ti, Ni, Mo and TaNx among others, with appropriate work functions and which can be used similarly to the N/P+ poly gate approach.
  • a first patterned photoresist layer 59 a ( FIG. 10 ) is formed to a thickness of about 1,000 Angstroms to about 10,000 Angstroms over the undoped polysilicon layer 58 and the region A, but not over the region B on which periphery circuitry will be subsequently formed according to a method of the present invention.
  • dopant or impurity atoms of a first conductivity type are introduced into the exposed portion of the undoped polysilicon layer 58 located above the region B of the SOI substrate 40 by using a first ion implantation 61 ( FIG. 10 ) to form a doped polysilicon layer 60 b , illustrated in FIG. 11 .
  • the dopant or impurity atoms of the first conductivity type are of n-type conductivity for NMOS device fabrication.
  • n-type dopants such as phosphorous (P), arsenic (As) or antimony (Sb) are implanted into the exposed region of the undoped polysilicon layer 58 by using the first ion implantation 61 ( FIG. 10 ) to form the n+ doped polysilicon layer 60 b ( FIG. 11 ).
  • Ion implantation is performed by placing the SOI substrate 40 in an ion implanter, for example, and implanting appropriate dopant ions into the exposed portion of the undoped polysilicon layer 58 .
  • phosphorous is introduced into the exposed portion of the undoped polysilicon layer 58 of FIG. 10 using ion implantation at an accelerated energy of about 1 keV to about 50 keV and a dose concentration of about 1 ⁇ 10 15 /cm 2 to about 5 ⁇ 10 15 /cm 2 .
  • a heat treatment such as an anneal treatment at about 600° C. to about 1000° C., may be optionally employed to activate the dopant within the n+ doped polysilicon layer 60 b of FIG. 11 .
  • the SOI substrate 40 undergoes a second ion implantation 63 ( FIG. 11 ) using the first patterned photoresist layer 59 a as a mask, this time with dopant impurity ions of a second conductivity type.
  • p-type dopant impurity ions such as boron (B), boron fluoride (BF 2 ) or indium (In) are implanted into the thin silicon layer 55 to form a p-type well 62 b as shown in FIG. 12 .
  • Ion implantation is performed by placing the SOI substrate 40 in an ion implanter, for example, and implanting appropriate p-type dopant ions into the thin silicon layer 55 located above the region B of the SOI substrate 40 .
  • boron is introduced into the thin silicon layer 55 of FIG. 11 using ion implantation at an accelerated energy of about 15 keV to about 150 keV and a dose concentration of about 1 ⁇ 10 11 /cm 2 to about 5 ⁇ 10 13 /cm 2 .
  • a heat treatment for example, an anneal treatment at about 600° C. to about 1000° C., may be optionally employed to activate the dopant within the doped p well 62 b of FIG. 12 .
  • the invention has been described above with reference to the formation of the p well 62 b ( FIG. 12 ) subsequent to the formation of the n+ polysilicon layer 60 b ( FIG. 11 ), the invention is not limited to this exemplary embodiment. As such, the invention also contemplates the formation of the p well 62 b first, and then followed by the formation of the n+ polysilicon layer 60 b.
  • a second patterned photoresist layer 59 b is formed to a thickness of about 1,000 Angstroms to about 10,000 Angstroms over the n+ doped polysilicon layer 60 b and the p doped well 62 b , but not over the region A on which memory access circuitry will be subsequently formed according to a method of the present invention. Accordingly, using the thick patterned photoresist layer 59 b as a mask, dopant or impurity atoms of the second conductivity type are introduced into the exposed portion of the undoped polysilicon layer 58 located above the region A of the SOI substrate 40 to form a p+ doped polysilicon layer 60 a , as illustrated in FIG. 14 .
  • P-type dopant impurity ions such as boron (B), boron fluoride (BF 2 ) or indium (In) are implanted into the exposed region of the undoped polysilicon layer 58 of FIG. 13 by using a third ion implantation 65 ( FIG. 13 ) to form the p+ doped polysilicon layer 60 a ( FIG. 14 ).
  • Ion implantation is performed by placing the SOI substrate 40 in an ion implanter, and implanting appropriate dopant ions into the exposed portion of the undoped polysilicon layer 58 .
  • boron is introduced into the exposed portion of the undoped polysilicon layer 58 of FIG.
  • a heat treatment for example, an anneal treatment at about 600° C. to about 1000° C., may be optionally employed to activate the dopant within the p+ doped polysilicon layer 60 a of FIG. 14 .
  • the SOI substrate 40 may optionally undergo a fourth ion implantation 67 ( FIG. 14 ) to form a lightly doped or very lightly doped p-type well 62 a illustrated in FIG. 15 .
  • “light doping” is defined as doping with a dose concentration of about 1 ⁇ 10 9 /cm 2 to 1 ⁇ 10 12 /cm 2 , more preferably of about 1 ⁇ 10 10 /cm 2 to 5 ⁇ 10 11 /cm 2 .
  • Lightly doping the thin silicon layer 55 to form the p-type well 62 a of the SOI substrate 40 is optional, as the p+ polysilicon layer 60 a (which will form p+ gate electrode 60 a of FIG. 17 ) has a large workfunction and can confer a threshold voltage of about 1.0V even without the lightly doping of the silicon layer.
  • the thin silicon layer 55 corresponding to the region A of the SOI substrate 40 undergoes a light doping using the second patterned photoresist layer 59 b as a mask, with dopant impurity ions of the second conductivity type.
  • dopant impurity ions such as boron (B), boron fluoride (BF 2 ) or indium (In) are implanted into the thin silicon layer 55 corresponding to region A ( FIG. 14 ) to form a lightly-doped p-type well 62 a as shown in FIG. 15 .
  • Ion implantation is performed by placing the SOI substrate 40 in an ion implanter, for example, and implanting appropriate light doses of p-type dopant ions into the thin silicon layer 55 corresponding to the region A of the SOI substrate 40 .
  • boron is introduced into the thin silicon layer 55 of FIG. 14 using ion implantation at an accelerated energy of about 1 keV to about 60 keV and a light dose concentration of about 1 ⁇ 10 11 /cm 2 .
  • a heat treatment for example, an anneal treatment at about 600° C. to about 1000° C., may be optionally employed to activate the dopant within the lightly-doped p+ well 62 a of FIG. 15 .
  • the invention has been described above with reference to the formation of the p well 62 a ( FIG. 15 ) subsequent to the formation of the p+ polysilicon layer 60 a ( FIG. 14 ), the invention is not limited to this exemplary embodiment. As such, the invention also contemplates the formation of the p well 62 a first, and then followed by the formation of the p+ polysilicon layer 60 a.
  • silicide regions 64 may be formed over the doped polysilicon layers 60 a , 60 b ( FIG. 15 ). If the silicide regions are desired, a layer of metal capable of forming a silicide may be deposited over the doped polysilicon layers 60 a , 60 b ( FIG. 15 ) by sputtering by RF or DC or by other similar methods such as CVD, to a thickness of about 100 Angstroms to about 800 Angstroms.
  • the SOI substrate 40 undergoes a rapid thermal anneal (RTA), typically for about 10 to 60 seconds, using a nitrogen ambient at about 600° C. to about 850° C., so that the metal in direct contact with the doped polysilicon layers 60 a , 60 b is converted to its silicide.
  • RTA rapid thermal anneal
  • silicide regions 64 form conductive regions on top of the doped polysilicon layers 60 a , 60 b .
  • the refractory metal has low resistance and low resistivity as a silicide.
  • the refractory metal silicide may comprise any refractory metal, including but not limiting to titanium, cobalt, tungsten, tantalum, molybdenum, and platinum.
  • a cap material 69 is formed over the silicide regions 64 , as also illustrated in FIG. 16 .
  • the cap material may be formed of silicon dielectrics such as silicon nitride or silicon oxide, but TEOS or carbides may be used also.
  • the cap material 69 may be formed via PECVD and LPCVD deposition procedures, for example, at a temperature between about 300° C. to about 1000° C., to a thickness of about 500 Angstroms to about 2,000 Angstroms.
  • FIG. 16 is patterned with a photoresist layer and a mask which are both formed over the cap material 69 .
  • the doped polysilicon layers 60 a , 60 b , the optional silicide region 64 and the cap material 69 are anisotropically etched through the patterned photoresist, to obtain a plurality of polysilicon gates 70 a , 70 b , illustrated in FIG. 17 .
  • Each of the gate stacks 70 a , 70 b comprises a polysilicon layer, the optional silicide region 64 and the cap 69 .
  • Gate 70 b comprises the n+ doped polysilicon layer 60 b
  • gate 70 a comprises the p+ doped polysilicon layer 60 a.
  • the gate stacks 70 a , 70 b may now be used in a self-aligned implant process where the gate stacks mask the dopant implantation of source/drain regions 73 a , 73 b ( FIG. 19 ) of the adjacent transistors defined by the gate stacks.
  • FIG. 18 illustrates the formation of lightly doped drain (LDD) regions 71 a , 71 b in the SOI substrate 40 .
  • the LDD regions 71 a , 71 b may be formed by implanting low dosages of conductivity-altering dopants with an LDD mask (not shown) and using the gate stacks 70 a , 70 b as an implantation mask.
  • n-type dopants such as arsenic or phosphorous may be implanted at a low energy dose, for example of about 2 ⁇ 10 14 atoms/cm 2 , using the gate stack 70 a as a mask.
  • n-type dopants such as arsenic or phosphorous may be also implanted at a low energy dose, for example of about 2 ⁇ 10 14 atoms/cm 2 , using the gate stack 70 b as a mask.
  • Spacers 74 may be formed, for example, by blanket depositing a silicon nitride film or a silicon oxide material over the structure of FIG. 18 and then anisotropically etching it with an RIE plasma to form the spacers 74 on each of the sidewalls of the gate stacks 70 a , 70 b.
  • the gate stacks 70 a , 70 b protected by spacers 74 can now undergo processing steps for the formation of source/drain regions in the SOI substrate 40 .
  • heavily doped source/drain regions 73 a , 73 b are formed in the uncovered portions of the SOI substrate 40 via an ion implantation procedure performed at an energy of about 3 KeV to about 50 keV, and at a dose of about 1 ⁇ 10 15 to about 5 ⁇ 10 15 atoms/cm 2 , using an n-type dopant such as arsenic or phosphorous, for example.
  • Thermal annealing for activation may be carried out in a nitrogen atmosphere at about 850° C. to about 1050° C. and for about 10 seconds to about 10 minutes.
  • source and drain regions 73 a , 73 b ( FIG. 19 ), which are heavily doped with n-type impurity ions, are formed within the p-type wells 62 a , 62 b .
  • two n-p-n type (NMOS) transistors 100 , 200 ( FIG. 19 ) are formed of the gate stacks 70 a , 70 b and their respective n-type source/drain regions 73 a , 73 b within the p-type wells 62 a , 62 b .
  • the first NMOS transistor 100 formed in the memory array area is a fully-depleted (FD) SOI NMOS transistor with a p+ gate electrode, as opposed to a conventional n+ gate electrode.
  • the p+ gate electrode with low channel doping ensures the fully-depleted mode for the access SOI NMOS transistor 100 in the memory array.
  • the second NMOS transistor 200 formed in the periphery area is a partially-depleted, and not fully-depleted, SOI NMOS transistor.
  • a fully-depleted and a partially-depleted MOSFET devices of the same conductivity type are formed on the same SOI substrate and without the conventional silicon thinning of the silicon layer of the prior art to obtain a fully-depleted device.
  • FIG. 20 illustrates schematically the depletion regions in the fully-depleted (FD) SOI NMOS transistor 100 having a p+ gate electrode and the partially-depleted (PD) SOI NMOS transistor 200 formed on the same SOI substrate.
  • the partially-depleted (PD) SOI NMOS transistor 200 of FIG. 20 is called “partially-depleted” because depletion region 75 b ( FIG. 20 ) does not touch the buried oxide layer 52 . Instead, neutral floating body region 77 of the partially-depleted (PD) SOI NMOS transistor 200 is interposed between the depletion region 75 b and two junctions regions 76 b ( FIG. 20 ).
  • the fully-depleted (FD) SOI NMOS transistor 100 comprising a p+ gate electrode fabricated according to the present invention is called “fully-depleted” because depletion region 75 a ( FIG. 20 ) touches the buried oxide layer 52 .
  • no neutral floating body region is interposed between the depletion region 75 a and junction regions 76 a ( FIG. 20 ) of the fully-depleted (FD) SOI NMOS transistor 100 .
  • the existence of the p+ doped polysilicon gate electrode 60 a and the very low channel doping concentration confer a much larger depletion depth than the thickness of the silicon layer 62 a.
  • FIG. 21 illustrates the dependency of the drain current (Id) versus the gate voltage (Vg) for a p+ gate fully-depleted (FD) SOI NMOS transistor fabricated according to an embodiment of the present invention.
  • the p+ gate FD SOI NMOS transistor was fabricated on a SOI substrate comprising a buried oxide layer with a thickness of about 3600 Angstroms and an upper silicon layer with a thickness of about 634 Angstroms.
  • the gate stack of the p+ gate FD SOI NMOS transistor comprised a thin gate oxide layer of about 47 Angstroms thick and a p+ doped polysilicon layer of about 750 Angstroms thick.
  • the p+ doped polysilicon layer had a boron dopant concentration of about 3 ⁇ 10 15 /cm 2 .
  • the p+ gate FD SOI NMOS transistor underwent no p-well formation, as the channel doping concentration was equal to the intrinsic substrate concentration, of about 1 ⁇ 10 15 /cm 3 .
  • region A of FIG. 21 corresponds to gate voltage values in the range of about ⁇ 0.5V to about 0.3V and drain current values in the range of about 10 ⁇ 15 A to about 10 ⁇ 13 A.
  • the p+ gate FD SOI NMOS transistor is in the “off” state.
  • region B of FIG. 21 corresponds to gate voltage values in the range of about 0.3V to about 1.0V and drain current values in the range of about 10 ⁇ 13 A to about 10 ⁇ 5 A.
  • the p+ gate FD SOI NMOS transistor begins to turn “on” and enters the subthreshold mode.
  • region C of FIG. 21 corresponds to gate voltage values in the range of about 1.0V to about 2.5V and drain current values of about 10 ⁇ 4 A.
  • the p+ gate FD SOI NMOS transistor is totally turned “on.”
  • the drain current of the p+ gate FD SOI NMOS transistor increases as the gate voltage increases.
  • the measurements recorded in FIG. 21 demonstrate that the Id/Vg curve of the p+ gate FD SOI NMOS transistor fabricated according to an embodiment of the present invention follows the characteristics of an Id/Vg curve of an n+ gate FD SOI NMOS transistor of the prior art. Thus, good performance characteristics have been obtained for the p+ gate FD SOI NMOS transistor of the present invention without decreasing the thickness of the upper silicon layer of the SOI substrate and reducing threshold voltage.
  • FIG. 22 is a simulated graph of the change in the threshold voltage ( ⁇ Vth) vs. change in the silicon thickness ( ⁇ Tsi) for 2 different NMOS transistors: a simulated n+ gate SOI NMOS transistor of the prior art (reference transistor) and a simulated p+ gate SOI NMOS transistor of the present invention.
  • the simulation data was collected and gathered by a transistor simulator SILVACO.
  • the reference silicon film thickness was of about 25 nm at a reference threshold voltage of about 0.171V.
  • the reference silicon film thickness was of about 65 nm at a reference threshold voltage of about 0.90307V.
  • the threshold voltage of a SOI MOSFET device depends on changes in the silicon film thickness. Since the fully-depleted SOI NMOS transistor of the prior art requires a much thinner silicon film than the partially-depleted SOI NMOS transistor, the thickness of the silicon film varies across a wafer comprising a partially-depleted and a fully-depleted transistors. This change in the silicon film thickness causes, in turn, great threshold voltage variations. Accordingly, the characteristics of the fully-depleted SOI MOSFET devices of the prior art are greatly and undesirably impacted by the variations in the silicon film thickness.
  • FIG. 22 demonstrates that the threshold voltage of the simulated p+ gate SOI NMOS transistor of the present invention remains constant with the change in the silicon film thickness.
  • the simulated p+ gate SOI NMOS transistor of the present invention is not vulnerable to variations in the silicon film thickness across the wafer.
  • the threshold voltage of the simulated n+ gate SOI NMOS transistor undesirably increases with the change in the silicon film thickness.
  • the collected data demonstrates that the p+ gate SOI FD NMOS transistor is more manufacturable than the n+ gate SOI FD NMOS transistor because the characteristics of the p+ gate SOI NMOS transistor are not vulnerable to process variations.
  • the FD SOI NMOS transistor 100 may be used as an access transistor in a memory device such as a random access memory device.
  • FIG. 23 illustrates a portion of a memory array area of the SOI substrate 40 on which a DRAM memory device 300 is formed in accordance with embodiments of the present invention.
  • the DRAM memory device 300 is formed of a pair of memory cells comprising respective access FD SOI NMOS transistors, at least one being a p+ gate FD SOI NMOS transistor 100 formed according to the present invention.
  • FIG. 23 depicts conductors 89 and capacitors 99 with associated conductive plugs 99 a , all formed within one or more insulating layers, such as insulating layer 97 , formed over the access FD SOI NMOS transistors 100 .
  • the DRAM memory device 300 ( FIG. 23 ) containing at least one fully-depleted (FD) SOI NMOS transistor 100 ( FIG. 19 ), either by itself or in combination with the partially-depleted (PD) SOI NMOS transistor 200 , may now be employed in any integrated circuit structures, for example, in a processing system such as the one illustrated in FIG. 24 .
  • the exemplary processing system 900 of FIG. 24 includes one or more processors 901 coupled to a local bus 904 .
  • a memory controller 902 and a primary bus bridge 903 are also coupled the local bus 904 .
  • the processing system 900 may include multiple memory controllers 902 and/or multiple primary bus bridges 903 .
  • the memory controller 902 and the primary bus bridge 903 may be integrated as a single device 906 .
  • the memory controller 902 is also coupled to one or more memory buses 907 .
  • Each memory bus accepts memory components 908 which include at least one p+ gate FD SOI NMOS device 100 of the present invention, either by itself or in combination with the partially-depleted (PD) SOI NMOS transistor 200 .
  • the memory components 908 may be a memory card or a memory module. Examples of memory modules include single inline memory modules (SIMMs) and dual inline memory modules (DIMMs).
  • the memory components 908 may include one or more additional devices 909 .
  • the additional device 909 might be a configuration memory, such as a serial presence detect (SPD) memory.
  • the memory controller 902 may also be coupled to a cache memory 905 .
  • the cache memory 905 may be the only cache memory in the processing system. Alternatively, other devices, for example, processors 901 may also include cache memories, which may form a cache hierarchy with cache memory 905 . If the processing system 900 include peripherals or controllers which are bus masters or which support direct memory access (DMA), the memory controller 902 may implement a cache coherency protocol. If the memory controller 902 is coupled to a plurality of memory buses 907 , each memory bus 907 may be operated in parallel, or different address ranges may be mapped to different memory buses 907 .
  • DMA direct memory access
  • the primary bus bridge 903 is coupled to at least one peripheral bus 910 .
  • Various devices such as peripherals or additional bus bridges may be coupled to the peripheral bus 910 . These devices may include a storage controller 911 , an miscellaneous I/O device 914 , a secondary bus bridge 915 , a multimedia processor 918 , and an legacy device interface 920 .
  • the primary bus bridge 903 may also coupled to one or more special purpose high speed ports 922 . In a personal computer, for example, the special purpose port might be the Accelerated Graphics Port (AGP), used to couple a high performance video card to the processing system 900 .
  • AGP Accelerated Graphics Port
  • the storage controller 911 couples one or more storage devices 913 , via a storage bus 912 , to the peripheral bus 910 .
  • the storage controller 911 may be a SCSI controller and storage devices 913 may be SCSI discs.
  • the I/O device 914 may be any sort of peripheral.
  • the I/O device 914 may be an local area network interface, such as an Ethernet card.
  • the secondary bus bridge may be used to interface additional devices via another bus to the processing system.
  • the secondary bus bridge may be an universal serial port (USB) controller used to couple USB devices 917 via to the processing system 900 .
  • the multimedia processor 918 may be a sound card, a video capture card, or any other type of media interface, which may also be coupled to one additional devices such as speakers 919 .
  • the legacy device interface 920 is used to couple legacy devices, for example, older styled keyboards and mice, to the processing system 900 .
  • the processing system 900 illustrated in FIG. 24 is only an exemplary processing system with which the invention may be used. While FIG. 24 illustrates a processing architecture especially suitable for a general purpose computer, such as a personal computer or a workstation, it should be recognized that well known modifications can be made to configure the processing system 900 to become more suitable for use in a variety of applications. For example, many electronic devices which require processing may be implemented using a simpler architecture which relies on a CPU 901 coupled to memory components 908 a p+ gate FD SOI NMOS device 100 , either by itself or in combination with the n+ gate PD SOI NMOS transistor 200 .
  • These electronic devices may include, but are not limited to audio/video processors and recorders, gaming consoles, digital television sets, wired or wireless telephones, navigation devices (including system based on the global positioning system (GPS) and/or inertial navigation), and digital cameras and/or recorders.
  • the modifications may include, for example, elimination of unnecessary components, addition of specialized devices or circuits, and/or integration of a plurality of devices.

Abstract

A fully-depleted (FD) Silicon-on-Insulator (SOI) MOSFET access transistor comprising a gate electrode of a conductivity type which is opposite the conductivity type of the source/drain regions and a method of fabrication are disclosed.

Description

CROSS REFERENCE TO RELATED APPLICATIONS
The present application is a continuation of U.S. application Ser. No. 11/588,274, filed on Oct. 27, 2006, (now U.S. Pat. No. 7,517,743), which in turn is a continuation of U.S. patent application Ser. No. 10/161,615, filed on Jun. 5, 2002 (now U.S. Pat. No. 7,189,606), the disclosures of which are incorporated by reference in their entirety herewith.
FIELD OF THE INVENTION Background of the Invention
Silicon-on-Insulator (SOI) technology employs a layer of semiconductor material formed over an insulating layer on a supporting bulk wafer. The structure can be formed by different well-known techniques in the art, for example, separation by implanted oxygen (SIMOX), bonding and etching back (BESOI), and zone melting and recrystallization (ZMR), among others. Typically, the structure comprises a film of monocrystalline silicon formed on a buried layer of silicon dioxide which is formed on a monocrystalline silicon substrate.
One technique for the formation of a SOI substrate by a conventional bonding and etching back method of the prior art is illustrated in FIGS. 1-4. The process starts with the preparation of a silicon substrate 10 (FIG. 1). The silicon substrate 10 is thermally oxidized to grow a layer of silicon oxide 12 (FIG. 1), with a thickness of about 1,000 Å to about 2 μm. Subsequently, a single crystalline silicon substrate 14 is opposed to the silicon oxide layer 12, as shown in FIG. 2. The silicon substrate 10, with the oxide layer 12, is then contacted with the crystalline silicon substrate 14, and the resultant structure is heated to a temperature of about 1000° C., so that the crystalline silicon of the crystalline silicon substrate 14 adheres to the silicon oxide layer 12, as shown in FIG. 3. Next, as illustrated in FIG. 4, the crystalline silicon substrate 14 is polished and its thickness is decreased to approximately 1.5 microns. Thus, a SOI substrate 15 (FIG. 4) is formed of the silicon substrate 10, the silicon oxide layer 12, and the crystalline silicon substrate 14.
Field effect transistors such as MOSFETs, which are fabricated in the upper silicon layer of a SOI structure, such as the SOI substrate 15 of FIG. 4, are known in the art. Typically, MOSFETs are fabricated by placing an undoped polycrystalline material, for example polysilicon, over a relatively thin gate oxide, and implanting the polycrystalline material and adjacent active regions with an impurity dopant material to form source and drain regions. If the impurity dopant material for forming the source/drain regions is n-type, then the resulting MOSFET is an NMOSFET (“NMOS”) device. Conversely, if the impurity dopant material for forming the source/drain regions is p-type, then the resulting MOSFET is a PMOSFET (“PMOS”) device.
Field effect transistors fabricated in the upper silicon layer of a SOI structure, such as the SOI substrate 15 of FIG. 4, have multiple advantages over the transistors fabricated on the conventional bulk silicon substrates. These advantages include, among others, resistance to short-channel effect, increased current drive, higher packing density, and reduced parasitic capacitance. However, despite all these attractive properties, SOI technology still has some drawbacks, which reduce the benefits of using it for high-performance and high-density ultra large scale integrated (ULSI) circuits.
One drawback of the SOI technology is the conductivity of the top silicon layer and its inherent floating body effect, which has particular significance for partially-depleted (PD) or non-fully depleted SOI devices. The floating body effect in such devices occurs as a result of the buried oxide that isolates the channel region of such device and allows charge carriers to build up in the channel region. In a partially-depleted MOSFET, charge carriers (holes in an nMOSFET and electrons in a pMOSFET), generated by impact ionization and drain junction leakage near the drain/body region, accumulate near the source/body region of the transistor. When sufficient carriers accumulate, they are stored in the floating body, which is formed right below the channel region, and alter the floating body potential. As a result, kinks in the I/V curve occur, the threshold voltage is lowered, the dynamic data retention time is altered, and the overall electrical performance of the device may be severely degraded.
One technique for diminishing the negative effects of the charge build up has been to provide an extra electrical connection by adding a contact to the body for hole current collection. However, the currently available hole collection schemes, such as the use of a side-contact, are inefficient, require very complex processing steps, and consume a great amount of device area.
Another technique for diminishing the negative effects of the charge build up has been to use a fully depleted (FD) SOI MOSFET. For this, the silicon layer or island must be sufficiently thin, less than about 400 Angstroms for state-of-the art technology, so that the entire thickness of the body region is depleted of majority carriers and both junctions are at ground. Unfortunately, silicon islands of less than 400 Angstroms thick are extremely costly and difficult to manufacture, due primarily to the sensitivity to variations of silicon film thickness and doping profile across the wafer, as well as to the large source/drain parasitic resistance. In addition, the low threshold voltage (VT) of a conventional fully depleted (FD) SOI causes large subthreshold leakage and low subthreshold voltage (Vt), which in turn greatly reduce the static retention time of a DRAM.
Accordingly, there is a need for an improved method for forming a fully-depleted SOI device having reduced charge build up and accompanying threshold voltage changes and charge leakage. There is also a need for an integrated memory process for SOI wafer fabrication in which access transistors are created with fewer processing steps and which saves wafer area. A defect-free fully-depleted SOI device which is highly immune to soft errors (due to alpha particles and cosmic ray irradiation) is also needed.
SUMMARY OF THE INVENTION
The present invention provides a fully-depleted (FD) Silicon-on-Insulator (SOI) MOSFET device, for example, a FD SOI NMOS access transistor, with high threshold voltage and reduced leakage. The present invention also provides a simple method for forming a fully-depleted (FD) Silicon-on-Insulator (SOI) MOSFET device on a SOI substrate, which does not require an additional silicon thinning process which is typical for the formation of such fully-depleted (FD) Silicon-on-Insulator (SOI) MOSFET devices.
The fully-depleted (FD) Silicon-on-Insulator (SOI) MOSFET device of the present invention comprises a gate electrode of a conductivity type which is opposite the conductivity type of the source/drain regions. For example, a FD SOI NMOS access transistor formed in the memory array area of a SOI substrate according to the present invention comprises a p+ gate electrode and n+ source and drain regions. The p+ gate electrode ensures the fully-depleted working mode of the SOI NMOS device.
The present invention also provides at least one fully-depleted (FD) SOI MOSFET device of a first conductivity type in a memory array area of a SOI substrate, and at least one partially-depleted (PD) SOI MOSFET device of the same conductivity type in a periphery area of the SOI substrate. The fully-depleted (FD) SOI MOSFET device of the first conductivity type comprises a gate electrode of a second conductivity type which reduces the charge build up and the leakage current.
The present invention further provides a method of forming at least one partially-depleted (PD) SOI MOSFET device of a first conductivity type in a periphery area of a SOI substrate, while at least one fully-depleted (FD) SOI MOSFET device of the first conductivity type is formed in a memory array area of the SOI substrate. According to the present invention, the gate electrode of the fully-depleted (FD) SOI MOSFET device of the first conductivity type formed in the memory array area is doped with dopants of a second conductivity type to guarantee the fully-depleted working mode for the access SOI MOSFET in the memory array area. The fully-depleted (FD) SOI MOSFET device of the present invention is fabricated on a SOI substrate which does not have to undergo an extra a silicon thinning process which is typically required for the formation of such fully-depleted (FD) SOI MOSFET devices.
The above and other advantages and features of the present invention will be more clearly understood from the following detailed description which is provided in connection with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a cross-sectional view of a SOI substrate at an initial stage of processing and in accordance with a method of the prior art.
FIG. 2 is a cross-sectional view of the SOI substrate of FIG. 1 at a stage of processing subsequent to that shown in FIG. 1.
FIG. 3 is a cross-sectional view of the SOI substrate of FIG. 1 at a stage of processing subsequent to that shown in FIG. 2.
FIG. 4 is a cross-sectional view of the SOI substrate of FIG. 1 at a stage of processing subsequent to that shown in FIG. 3.
FIG. 5 is a cross-sectional view of a portion of a SOI substrate at an initial stage of processing on which a PD SOI NMOS device and a FD SOI NMOS device will be fabricated in accordance with an embodiment of the present invention.
FIG. 6 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 5.
FIG. 7 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 6.
FIG. 8 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 7.
FIG. 9 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 8.
FIG. 10 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 9.
FIG. 11 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 10.
FIG. 12 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 11.
FIG. 13 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 12.
FIG. 14 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 13.
FIG. 15 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 14.
FIG. 16 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 15.
FIG. 17 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 16.
FIG. 18 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 17.
FIG. 19 is a cross-sectional view of the SOI substrate of FIG. 5 at a stage of processing subsequent to that shown in FIG. 18.
FIG. 20 illustrates schematically the partially-depleted and fully-depleted modes of the two NMOS devices of FIG. 19.
FIG. 21 is a graph illustrating the dependency of the drain current vs. gate voltage for a p+ gate FD SOI NMOS transistor fabricated according to an embodiment of the present invention.
FIG. 22 is a simulated comparative graph illustrating the change of the threshold voltage vs. the change of silicon film thickness for an n+ gate FD SOI NMOS transistor of the prior art and a p+ gate FD SOI NMOS transistor fabricated of the present invention.
FIG. 23 is a cross-sectional view of a DRAM memory device fabricated on the SOI substrate of FIG. 5 and comprising at least one FD SOI NMOS device fabricated in accordance with the present invention.
FIG. 24 is an illustration of a processing system having a memory cell access transistor comprising a MOSFET device constructed on a SOI substrate according to the present invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
In the following detailed description, reference is made to various specific embodiments in which the invention may be practiced. These embodiments are described with sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be employed, and that various structural, logical, and electrical changes may be made without departing from the spirit or scope of the invention.
The present invention provides a method of forming at least one partially-depleted (PD) SOI MOSFET device of a first conductivity type in a periphery area of a SOI substrate, while at least one fully-depleted (FD) SOI MOSFET device of the first conductivity type is formed in a memory array area of the SOI substrate. According to the present invention, the gate electrode of the fully-depleted (FD) SOI MOSFET device of the first conductivity type formed in the memory array area is doped with impurity atoms of a second conductivity type to guarantee the fully-depleted working mode for the access SOI MOSFET in the memory array area. This way, the fully-depleted (FD) Silicon-on-Insulator (SOI) MOSFET device of the present invention has reduced leakage without reducing the threshold voltage, and is fabricated without extra thinning of silicon, which is typically required for the formation of such fully-depleted (FD) Silicon-on-Insulator (SOI) MOSFET devices.
Referring now to the drawings, where like elements are designated by like reference numerals, FIGS. 5-19 illustrate a method for the fabrication of both a partially-depleted (PD) SOI MOSFET 200 (FIG. 19) and a fully-depleted (FD) SOI MOSFET 100 (FIG. 19) of the same conductivity type and on the same silicon film. As described in detail below, the partially-depleted (PD) NMOS transistor 200 (FIG. 19) and the fully-depleted (FD) SOI NMOS transistor 100 (FIG. 19) comprising a p+ gate electrode 60 a (FIGS. 17-19) are both formed on the same SOI substrate 40. Thus, the present invention eliminates the need for an extra silicon thinning process conventionally employed in the formation of a fully-depleted (FD) SOI MOSFET.
Although the present invention will be described below with reference to the formation of two NMOS transistors each in their respective periphery and memory array regions of a SOI substrate, such as the partially-depleted (PD) NMOS transistor 200 (FIG. 19) and the fully-depleted (FD) SOI NMOS transistor 100 (FIG. 19), it must be understood that the invention is not limited to this embodiment. Accordingly, the invention also contemplates the formation of PMOS transistors in both the periphery and memory access regions, as well as the formation of a plurality of fully-depleted (FD) and partially-depleted (PD) transistors of the same or different conductivity type. In addition, although the partially-depleted (PD) NMOS transistor 200 (FIG. 19) and the fully-depleted (FD) SOI NMOS transistor 100 (FIG. 19) are illustrated as being adjacent in the drawings, in actual practice this will likely not occur, as FD SOI NMOS transistor 100 is formed in a memory array area of a memory device and PD SOI NMOS transistor 200 is formed in a peripheral logic area outside the memory array area. Thus, the below illustrated and described embodiments are only exemplary, and the present invention is not limited to the illustrated embodiments.
FIG. 5 illustrates a silicon-on-insulator (SOI) substrate 40 formed, for example, by a SIMOX, BESOI or ZMR technique. The SOI substrate 40 comprises a first silicon substrate 50 and an insulating layer 52, for example, a buried silicon oxide insulating layer 52. The SOI substrate 40 of FIG. 5 also comprises a second silicon substrate 54.
Although reference to the thermally grown insulating layer 52 (FIG. 5) will be made in this application as to the silicon dioxide layer 52 or the buried silicon oxide layer 52, it must be understood that the present invention has applicability to other types of thermally grown insulating oxides. Thus, the present invention is not limited to silicon oxides, and other oxides, such as a oxynitrides and saphire-intermediate oxides grown by chemical vapor deposition (CVD), may be used also in accordance with the characteristics of the particular SOI device. Similarly, although the present invention is explained with reference to silicon substrates, such as the first and second silicon substrates 50, 54 (FIG. 5), it must be understood that the substrate need not be silicon-based. Thus, the invention has equal applicability to other semiconductor substrates, such as, for example, silicon-germanium, germanium, silicon-on-saphire, or gallium-arsenide substrates.
Referring now to FIG. 6, the thickness of the second silicon substrate 54 is reduced by thermal oxidation, for example, to achieve a thin silicon layer 55 of about 200 Angstroms to about 1,500 Angstroms, more preferably of about 300 Angstroms to about 1,200 Angstroms. During the thermal oxidation process, the top surface (not shown) of the silicon material of the second silicon substrate 54 is oxidized to form a silicon oxide layer (not shown) which is subsequently removed, by wet etch for example, to form the thin silicon layer 55 (FIG. 6).
According to the present invention and as explained in more detail below, the thin silicon layer 55 need not have a thickness less than about 500 Angstroms, which is required for the body region to be fully depleted of majority carriers when the SOI MOSFET device is in the “on” state and both junctions are at ground. Thus, in the embodiments described below, fully-depleted SOI MOSFET devices will be formed without an extra (or additional) silicon thinning process, that is, without further reducing the thickness of the silicon layer 55, which is of about 500 Angstroms to about 1,500 Angstroms, to less than about 500 Angstroms.
Subsequent to the thinning process of the second silicon substrate 54 and the formation of the thin silicon layer 55 (FIG. 6), an isolation region 51 (FIG. 7) is formed in the thin silicon layer 55 by any known technique, such as thermal oxidation of the underlying silicon in a LOCOS process, or by etching trenches and filling them with a dielectric or an oxide material in an STI process. This way, the isolation region 51 (FIG. 7) may be a field oxide region (FOX) or a shallow trench for isolation (STI).
According to an exemplary embodiment of the present invention, the isolation region 51 (FIG. 5) is a shallow trench for isolation filled with high density plasma (HDP) oxide, a material which has a high ability to effectively fill narrow trenches. Alternatively, an insulating layer (not shown) formed of an oxide or of silicon nitride, for example, may be formed on the trench sidewalls, prior to filling the trench with the isolation dielectric, to aid in smoothing out the corners in the bottom of the trench and to reduce the amount of stress in the dielectric used to later fill in the trench.
As known in the art, the isolation region 51 provides electrical and physical separation, as well as isolation between neighboring transistor regions on the SOI substrate 40. As illustrated in FIG. 7, the isolation region 51 isolates region A of the thin silicon layer 55 on which memory access circuitry will be subsequently formed, from region B of the thin silicon layer 55 on which peripheral circuitry will be subsequently formed, all according to embodiments of the present invention.
Subsequent to the formation of the isolation region 51 (FIG. 7), a thin gate oxide layer 56, which will act as a gate insulator layer, is formed over the thin silicon layer 55, as shown in FIG. 8. The thin gate oxide layer 56 may comprise silicon dioxide (SiO2), for example, which may be thermally grown in an oxygen ambient, at a temperature between about 600° C. to about 1000° C. and to a thickness of about 10 Angstroms to about 100 Angstroms. The gate insulator is not limited to silicon oxide and other dielectric materials such as oxynitride, Al2O3, Ta2O5 or other high k material may be used as gate insulator layer.
As illustrated in FIG. 9, an undoped gate layer 58 is formed over the thin gate oxide layer 56. According to an embodiment of the present invention, the undoped gate layer 58 is formed of polysilicon which may be deposited over the thin gate oxide layer 56 by, for example, a low plasma chemical vapor deposition (LPCVD) method at a temperature of about 300° C. to about 700° C. and to a thickness of about 100 Angstroms to about 2,000 Angstroms.
According to another embodiment of the present invention, the undoped gate layer 58 is a layer of silicon/germanium (Si/Ge) material. According to this embodiment, the gate silicon/germanium layer 58 is grown by a low plasma chemical vapor deposition (LPCVD) method in a reaction chamber at a temperature of about 900° C. to about 1200° C., and by employing a silicon (Si) and germanium (Ge) gas source to introduce a gaseous species containing silicon and germanium in the same reaction chamber.
The silicon gas source may be, for example, silane (SiH4), higher order silanes, such as disilane (Si2H6), as well as other gaseous sources of silicon, such as dichlorsilane (SiH2Cl2), trichlorsilane (SiHCl3), or tetrachlorsilane (SiCl4). The germanium gas source may be, for example, a germane (GeH4) source, or any other gaseous source containing germanium. The combination of the two gaseous sources allows deposition of the gate silicon/germanium layer 58 to a thickness of about 100 Angstroms to about 1500 Angstroms, more preferably of about 500 Angstroms to about 900 Angstroms. The gate silicon/germanium layer 58 has a germanium composition of approximately 0-100% of the total composition, more preferably of about 15-50%. The thickness of the gate silicon/germanium layer 58 is proportional to, and depends upon, the deposition time. Although, as described above, the undoped gate layer 58 may be formed of various materials, reference to the undoped gate layer 58 will be made in this application as to the undoped polysilicon layer 58. However, the invention also encompasses embodiments with a metal gate, for example, TiN, Ti, Ni, Mo and TaNx among others, with appropriate work functions and which can be used similarly to the N/P+ poly gate approach.
Subsequent to the formation of the undoped polysilicon layer 58 (FIG. 9), a first patterned photoresist layer 59 a (FIG. 10) is formed to a thickness of about 1,000 Angstroms to about 10,000 Angstroms over the undoped polysilicon layer 58 and the region A, but not over the region B on which periphery circuitry will be subsequently formed according to a method of the present invention. Thus, using the thick patterned photoresist layer 59 a as a mask, dopant or impurity atoms of a first conductivity type are introduced into the exposed portion of the undoped polysilicon layer 58 located above the region B of the SOI substrate 40 by using a first ion implantation 61 (FIG. 10) to form a doped polysilicon layer 60 b, illustrated in FIG. 11.
According to an exemplary embodiment of the invention, the dopant or impurity atoms of the first conductivity type are of n-type conductivity for NMOS device fabrication. Thus, n-type dopants such as phosphorous (P), arsenic (As) or antimony (Sb) are implanted into the exposed region of the undoped polysilicon layer 58 by using the first ion implantation 61 (FIG. 10) to form the n+ doped polysilicon layer 60 b (FIG. 11). Ion implantation is performed by placing the SOI substrate 40 in an ion implanter, for example, and implanting appropriate dopant ions into the exposed portion of the undoped polysilicon layer 58. For example, phosphorous is introduced into the exposed portion of the undoped polysilicon layer 58 of FIG. 10 using ion implantation at an accelerated energy of about 1 keV to about 50 keV and a dose concentration of about 1×1015/cm2 to about 5×1015/cm2. A heat treatment such as an anneal treatment at about 600° C. to about 1000° C., may be optionally employed to activate the dopant within the n+ doped polysilicon layer 60 b of FIG. 11.
Subsequent to the formation of the n+ polysilicon layer 60 b of FIG. 11, the SOI substrate 40 undergoes a second ion implantation 63 (FIG. 11) using the first patterned photoresist layer 59 a as a mask, this time with dopant impurity ions of a second conductivity type. In this manner, p-type dopant impurity ions, such as boron (B), boron fluoride (BF2) or indium (In) are implanted into the thin silicon layer 55 to form a p-type well 62 b as shown in FIG. 12. Ion implantation is performed by placing the SOI substrate 40 in an ion implanter, for example, and implanting appropriate p-type dopant ions into the thin silicon layer 55 located above the region B of the SOI substrate 40. For example, boron is introduced into the thin silicon layer 55 of FIG. 11 using ion implantation at an accelerated energy of about 15 keV to about 150 keV and a dose concentration of about 1×1011/cm2 to about 5×1013/cm2. A heat treatment, for example, an anneal treatment at about 600° C. to about 1000° C., may be optionally employed to activate the dopant within the doped p well 62 b of FIG. 12.
Although the invention has been described above with reference to the formation of the p well 62 b (FIG. 12) subsequent to the formation of the n+ polysilicon layer 60 b (FIG. 11), the invention is not limited to this exemplary embodiment. As such, the invention also contemplates the formation of the p well 62 b first, and then followed by the formation of the n+ polysilicon layer 60 b.
Referring now to FIG. 13, a second patterned photoresist layer 59 b is formed to a thickness of about 1,000 Angstroms to about 10,000 Angstroms over the n+ doped polysilicon layer 60 b and the p doped well 62 b, but not over the region A on which memory access circuitry will be subsequently formed according to a method of the present invention. Accordingly, using the thick patterned photoresist layer 59 b as a mask, dopant or impurity atoms of the second conductivity type are introduced into the exposed portion of the undoped polysilicon layer 58 located above the region A of the SOI substrate 40 to form a p+ doped polysilicon layer 60 a, as illustrated in FIG. 14.
P-type dopant impurity ions, such as boron (B), boron fluoride (BF2) or indium (In) are implanted into the exposed region of the undoped polysilicon layer 58 of FIG. 13 by using a third ion implantation 65 (FIG. 13) to form the p+ doped polysilicon layer 60 a (FIG. 14). Ion implantation is performed by placing the SOI substrate 40 in an ion implanter, and implanting appropriate dopant ions into the exposed portion of the undoped polysilicon layer 58. For example, boron is introduced into the exposed portion of the undoped polysilicon layer 58 of FIG. 13 using ion implantation at an accelerated energy of about 1 keV to about 50 keV and a dose concentration of about 1×1015/cm2 to about 5×1015/cm2. A heat treatment, for example, an anneal treatment at about 600° C. to about 1000° C., may be optionally employed to activate the dopant within the p+ doped polysilicon layer 60 a of FIG. 14.
According to an embodiment of the invention and subsequent to the formation of the p+ polysilicon layer 60 a of FIG. 14, the SOI substrate 40 may optionally undergo a fourth ion implantation 67 (FIG. 14) to form a lightly doped or very lightly doped p-type well 62 a illustrated in FIG. 15. For the purposes of the present invention, “light doping” is defined as doping with a dose concentration of about 1×109/cm2 to 1×1012/cm2, more preferably of about 1×1010/cm2 to 5×1011/cm2. Lightly doping the thin silicon layer 55 to form the p-type well 62 a of the SOI substrate 40 is optional, as the p+ polysilicon layer 60 a (which will form p+ gate electrode 60 a of FIG. 17) has a large workfunction and can confer a threshold voltage of about 1.0V even without the lightly doping of the silicon layer.
In an exemplary embodiment of the invention, the thin silicon layer 55 corresponding to the region A of the SOI substrate 40 undergoes a light doping using the second patterned photoresist layer 59 b as a mask, with dopant impurity ions of the second conductivity type. In this manner, p-type dopant impurity ions, such as boron (B), boron fluoride (BF2) or indium (In) are implanted into the thin silicon layer 55 corresponding to region A (FIG. 14) to form a lightly-doped p-type well 62 a as shown in FIG. 15.
Ion implantation is performed by placing the SOI substrate 40 in an ion implanter, for example, and implanting appropriate light doses of p-type dopant ions into the thin silicon layer 55 corresponding to the region A of the SOI substrate 40. For example, boron is introduced into the thin silicon layer 55 of FIG. 14 using ion implantation at an accelerated energy of about 1 keV to about 60 keV and a light dose concentration of about 1×1011/cm2. A heat treatment, for example, an anneal treatment at about 600° C. to about 1000° C., may be optionally employed to activate the dopant within the lightly-doped p+ well 62 a of FIG. 15.
Although the invention has been described above with reference to the formation of the p well 62 a (FIG. 15) subsequent to the formation of the p+ polysilicon layer 60 a (FIG. 14), the invention is not limited to this exemplary embodiment. As such, the invention also contemplates the formation of the p well 62 a first, and then followed by the formation of the p+ polysilicon layer 60 a.
Referring now to FIG. 16 and in accordance with an exemplary embodiment of the present invention, silicide regions 64 may be formed over the doped polysilicon layers 60 a, 60 b (FIG. 15). If the silicide regions are desired, a layer of metal capable of forming a silicide may be deposited over the doped polysilicon layers 60 a, 60 b (FIG. 15) by sputtering by RF or DC or by other similar methods such as CVD, to a thickness of about 100 Angstroms to about 800 Angstroms. Subsequent to the deposition of the metal capable of forming a silicide, the SOI substrate 40 undergoes a rapid thermal anneal (RTA), typically for about 10 to 60 seconds, using a nitrogen ambient at about 600° C. to about 850° C., so that the metal in direct contact with the doped polysilicon layers 60 a, 60 b is converted to its silicide. As shown in FIG. 16, silicide regions 64 form conductive regions on top of the doped polysilicon layers 60 a, 60 b. Preferably, the refractory metal has low resistance and low resistivity as a silicide. However, the refractory metal silicide may comprise any refractory metal, including but not limiting to titanium, cobalt, tungsten, tantalum, molybdenum, and platinum.
Although the following processing steps for the completion of the gate stacks 70 a, 70 b (FIG. 17) will refer to and illustrate the silicide regions 64 formed over the doped polysilicon layers 60 a, 60 b, it must be understood that the present invention is not limited to this embodiment, and other embodiments such as the formation of gate stacks without a silicide layer on the polysilicon gate, are also contemplated. In any event, a cap material 69 is formed over the silicide regions 64, as also illustrated in FIG. 16. The cap material may be formed of silicon dielectrics such as silicon nitride or silicon oxide, but TEOS or carbides may be used also. The cap material 69 may be formed via PECVD and LPCVD deposition procedures, for example, at a temperature between about 300° C. to about 1000° C., to a thickness of about 500 Angstroms to about 2,000 Angstroms.
Next, the structure of FIG. 16 is patterned with a photoresist layer and a mask which are both formed over the cap material 69. In this manner, the doped polysilicon layers 60 a, 60 b, the optional silicide region 64 and the cap material 69 are anisotropically etched through the patterned photoresist, to obtain a plurality of polysilicon gates 70 a, 70 b, illustrated in FIG. 17. Each of the gate stacks 70 a, 70 b comprises a polysilicon layer, the optional silicide region 64 and the cap 69. Gate 70 b comprises the n+ doped polysilicon layer 60 b, while gate 70 a comprises the p+ doped polysilicon layer 60 a.
The gate stacks 70 a, 70 b may now be used in a self-aligned implant process where the gate stacks mask the dopant implantation of source/ drain regions 73 a, 73 b (FIG. 19) of the adjacent transistors defined by the gate stacks. As such, FIG. 18 illustrates the formation of lightly doped drain (LDD) regions 71 a, 71 b in the SOI substrate 40. As known in the art, the LDD regions 71 a, 71 b may be formed by implanting low dosages of conductivity-altering dopants with an LDD mask (not shown) and using the gate stacks 70 a, 70 b as an implantation mask. Thus, in the p well 62 a of the region A of the SOI substrate 40, n-type dopants such as arsenic or phosphorous may be implanted at a low energy dose, for example of about 2×1014 atoms/cm2, using the gate stack 70 a as a mask. Similarly, in the p well 62 b of the region B of the SOI substrate 40, n-type dopants such as arsenic or phosphorous may be also implanted at a low energy dose, for example of about 2×1014 atoms/cm2, using the gate stack 70 b as a mask.
The next step in the process flow is the formation of spacers 74 illustrated in FIG. 19. Spacers 74 may be formed, for example, by blanket depositing a silicon nitride film or a silicon oxide material over the structure of FIG. 18 and then anisotropically etching it with an RIE plasma to form the spacers 74 on each of the sidewalls of the gate stacks 70 a, 70 b.
The gate stacks 70 a, 70 b protected by spacers 74 can now undergo processing steps for the formation of source/drain regions in the SOI substrate 40. As such, using the gate stacks 70 a, 70 b as an implantation mask, heavily doped source/ drain regions 73 a, 73 b are formed in the uncovered portions of the SOI substrate 40 via an ion implantation procedure performed at an energy of about 3 KeV to about 50 keV, and at a dose of about 1×1015 to about 5×1015 atoms/cm2, using an n-type dopant such as arsenic or phosphorous, for example. Thermal annealing for activation may be carried out in a nitrogen atmosphere at about 850° C. to about 1050° C. and for about 10 seconds to about 10 minutes.
This way, source and drain regions 73 a, 73 b (FIG. 19), which are heavily doped with n-type impurity ions, are formed within the p- type wells 62 a, 62 b. Thus, two n-p-n type (NMOS) transistors 100, 200 (FIG. 19) are formed of the gate stacks 70 a, 70 b and their respective n-type source/ drain regions 73 a, 73 b within the p- type wells 62 a, 62 b. As explained in more detail below and with reference to FIG. 20, the first NMOS transistor 100 formed in the memory array area is a fully-depleted (FD) SOI NMOS transistor with a p+ gate electrode, as opposed to a conventional n+ gate electrode. The p+ gate electrode with low channel doping ensures the fully-depleted mode for the access SOI NMOS transistor 100 in the memory array. The second NMOS transistor 200 formed in the periphery area is a partially-depleted, and not fully-depleted, SOI NMOS transistor. Thus, a fully-depleted and a partially-depleted MOSFET devices of the same conductivity type are formed on the same SOI substrate and without the conventional silicon thinning of the silicon layer of the prior art to obtain a fully-depleted device.
FIG. 20 illustrates schematically the depletion regions in the fully-depleted (FD) SOI NMOS transistor 100 having a p+ gate electrode and the partially-depleted (PD) SOI NMOS transistor 200 formed on the same SOI substrate. The partially-depleted (PD) SOI NMOS transistor 200 of FIG. 20 is called “partially-depleted” because depletion region 75 b (FIG. 20) does not touch the buried oxide layer 52. Instead, neutral floating body region 77 of the partially-depleted (PD) SOI NMOS transistor 200 is interposed between the depletion region 75 b and two junctions regions 76 b (FIG. 20). In contrast, the fully-depleted (FD) SOI NMOS transistor 100 comprising a p+ gate electrode fabricated according to the present invention is called “fully-depleted” because depletion region 75 a (FIG. 20) touches the buried oxide layer 52. Thus, as illustrated in FIG. 20, no neutral floating body region is interposed between the depletion region 75 a and junction regions 76 a (FIG. 20) of the fully-depleted (FD) SOI NMOS transistor 100. This is because the existence of the p+ doped polysilicon gate electrode 60 a and the very low channel doping concentration confer a much larger depletion depth than the thickness of the silicon layer 62 a.
Examples of the implementation of the present invention and of the characteristics of the p+ gate FD SOI NMOS transistor fabricated according to the present invention will now be described with reference to FIGS. 21-22.
FIG. 21 illustrates the dependency of the drain current (Id) versus the gate voltage (Vg) for a p+ gate fully-depleted (FD) SOI NMOS transistor fabricated according to an embodiment of the present invention. The p+ gate FD SOI NMOS transistor was fabricated on a SOI substrate comprising a buried oxide layer with a thickness of about 3600 Angstroms and an upper silicon layer with a thickness of about 634 Angstroms. The gate stack of the p+ gate FD SOI NMOS transistor comprised a thin gate oxide layer of about 47 Angstroms thick and a p+ doped polysilicon layer of about 750 Angstroms thick. The p+ doped polysilicon layer had a boron dopant concentration of about 3×1015/cm2. After the formation of the p+ doped polysilicon layer, the p+ gate FD SOI NMOS transistor underwent no p-well formation, as the channel doping concentration was equal to the intrinsic substrate concentration, of about 1×1015/cm3.
Measurements for the drain current and gate voltage were conducted on the p+ gate FD SOI NMOS transistor described above for a Vds (drain/source voltage) of about 0.05V. Data from the measurements was recorded and illustrated in FIG. 21. The distribution of the drain current (Id) as function of the gate voltage (Vg) of FIG. 21 demonstrates that the Id/Vg curve of the p+ gate FD SOI NMOS transistor of the present invention is similar to that of an n+ gate FD SOI NMOS transistor of the prior art.
For example, region A of FIG. 21 corresponds to gate voltage values in the range of about −0.5V to about 0.3V and drain current values in the range of about 10−15 A to about 10−13 A. For drain current and gate voltage values falling in the region A of FIG. 21, the p+ gate FD SOI NMOS transistor is in the “off” state. Similarly, region B of FIG. 21 corresponds to gate voltage values in the range of about 0.3V to about 1.0V and drain current values in the range of about 10−13 A to about 10−5 A. For drain current and gate voltage values falling in the region B of FIG. 21, the p+ gate FD SOI NMOS transistor begins to turn “on” and enters the subthreshold mode. As shown in FIG. 21, the drain current of the p+ gate FD SOI NMOS transistor increases as the gate voltage increases. Finally, region C of FIG. 21 corresponds to gate voltage values in the range of about 1.0V to about 2.5V and drain current values of about 10−4 A. For drain current and gate voltage values falling in the region C of FIG. 21, the p+ gate FD SOI NMOS transistor is totally turned “on.” As shown in FIG. 21, the drain current of the p+ gate FD SOI NMOS transistor increases as the gate voltage increases.
The measurements recorded in FIG. 21 demonstrate that the Id/Vg curve of the p+ gate FD SOI NMOS transistor fabricated according to an embodiment of the present invention follows the characteristics of an Id/Vg curve of an n+ gate FD SOI NMOS transistor of the prior art. Thus, good performance characteristics have been obtained for the p+ gate FD SOI NMOS transistor of the present invention without decreasing the thickness of the upper silicon layer of the SOI substrate and reducing threshold voltage.
FIG. 22 is a simulated graph of the change in the threshold voltage (ΔVth) vs. change in the silicon thickness (ΔTsi) for 2 different NMOS transistors: a simulated n+ gate SOI NMOS transistor of the prior art (reference transistor) and a simulated p+ gate SOI NMOS transistor of the present invention. The simulation data was collected and gathered by a transistor simulator SILVACO. For the simulated n+ gate SOI NMOS transistor, the reference silicon film thickness was of about 25 nm at a reference threshold voltage of about 0.171V. For the simulated p+ gate SOI NMOS transistor, the reference silicon film thickness was of about 65 nm at a reference threshold voltage of about 0.90307V.
As known in the art, the threshold voltage of a SOI MOSFET device depends on changes in the silicon film thickness. Since the fully-depleted SOI NMOS transistor of the prior art requires a much thinner silicon film than the partially-depleted SOI NMOS transistor, the thickness of the silicon film varies across a wafer comprising a partially-depleted and a fully-depleted transistors. This change in the silicon film thickness causes, in turn, great threshold voltage variations. Accordingly, the characteristics of the fully-depleted SOI MOSFET devices of the prior art are greatly and undesirably impacted by the variations in the silicon film thickness.
FIG. 22 demonstrates that the threshold voltage of the simulated p+ gate SOI NMOS transistor of the present invention remains constant with the change in the silicon film thickness. Thus, the simulated p+ gate SOI NMOS transistor of the present invention is not vulnerable to variations in the silicon film thickness across the wafer. In contrast, the threshold voltage of the simulated n+ gate SOI NMOS transistor undesirably increases with the change in the silicon film thickness. The collected data demonstrates that the p+ gate SOI FD NMOS transistor is more manufacturable than the n+ gate SOI FD NMOS transistor because the characteristics of the p+ gate SOI NMOS transistor are not vulnerable to process variations.
The FD SOI NMOS transistor 100 (FIGS. 19-20) may be used as an access transistor in a memory device such as a random access memory device. For example, FIG. 23 illustrates a portion of a memory array area of the SOI substrate 40 on which a DRAM memory device 300 is formed in accordance with embodiments of the present invention.
As illustrated in FIG. 23, the DRAM memory device 300 is formed of a pair of memory cells comprising respective access FD SOI NMOS transistors, at least one being a p+ gate FD SOI NMOS transistor 100 formed according to the present invention. FIG. 23 depicts conductors 89 and capacitors 99 with associated conductive plugs 99 a, all formed within one or more insulating layers, such as insulating layer 97, formed over the access FD SOI NMOS transistors 100.
The DRAM memory device 300 (FIG. 23) containing at least one fully-depleted (FD) SOI NMOS transistor 100 (FIG. 19), either by itself or in combination with the partially-depleted (PD) SOI NMOS transistor 200, may now be employed in any integrated circuit structures, for example, in a processing system such as the one illustrated in FIG. 24. The exemplary processing system 900 of FIG. 24 includes one or more processors 901 coupled to a local bus 904. A memory controller 902 and a primary bus bridge 903 are also coupled the local bus 904. The processing system 900 may include multiple memory controllers 902 and/or multiple primary bus bridges 903. The memory controller 902 and the primary bus bridge 903 may be integrated as a single device 906.
The memory controller 902 is also coupled to one or more memory buses 907. Each memory bus accepts memory components 908 which include at least one p+ gate FD SOI NMOS device 100 of the present invention, either by itself or in combination with the partially-depleted (PD) SOI NMOS transistor 200. The memory components 908 may be a memory card or a memory module. Examples of memory modules include single inline memory modules (SIMMs) and dual inline memory modules (DIMMs). The memory components 908 may include one or more additional devices 909. For example, in a SIMM or DIMM, the additional device 909 might be a configuration memory, such as a serial presence detect (SPD) memory. The memory controller 902 may also be coupled to a cache memory 905. The cache memory 905 may be the only cache memory in the processing system. Alternatively, other devices, for example, processors 901 may also include cache memories, which may form a cache hierarchy with cache memory 905. If the processing system 900 include peripherals or controllers which are bus masters or which support direct memory access (DMA), the memory controller 902 may implement a cache coherency protocol. If the memory controller 902 is coupled to a plurality of memory buses 907, each memory bus 907 may be operated in parallel, or different address ranges may be mapped to different memory buses 907.
The primary bus bridge 903 is coupled to at least one peripheral bus 910. Various devices, such as peripherals or additional bus bridges may be coupled to the peripheral bus 910. These devices may include a storage controller 911, an miscellaneous I/O device 914, a secondary bus bridge 915, a multimedia processor 918, and an legacy device interface 920. The primary bus bridge 903 may also coupled to one or more special purpose high speed ports 922. In a personal computer, for example, the special purpose port might be the Accelerated Graphics Port (AGP), used to couple a high performance video card to the processing system 900.
The storage controller 911 couples one or more storage devices 913, via a storage bus 912, to the peripheral bus 910. For example, the storage controller 911 may be a SCSI controller and storage devices 913 may be SCSI discs. The I/O device 914 may be any sort of peripheral. For example, the I/O device 914 may be an local area network interface, such as an Ethernet card. The secondary bus bridge may be used to interface additional devices via another bus to the processing system. For example, the secondary bus bridge may be an universal serial port (USB) controller used to couple USB devices 917 via to the processing system 900. The multimedia processor 918 may be a sound card, a video capture card, or any other type of media interface, which may also be coupled to one additional devices such as speakers 919. The legacy device interface 920 is used to couple legacy devices, for example, older styled keyboards and mice, to the processing system 900.
The processing system 900 illustrated in FIG. 24 is only an exemplary processing system with which the invention may be used. While FIG. 24 illustrates a processing architecture especially suitable for a general purpose computer, such as a personal computer or a workstation, it should be recognized that well known modifications can be made to configure the processing system 900 to become more suitable for use in a variety of applications. For example, many electronic devices which require processing may be implemented using a simpler architecture which relies on a CPU 901 coupled to memory components 908 a p+ gate FD SOI NMOS device 100, either by itself or in combination with the n+ gate PD SOI NMOS transistor 200. These electronic devices may include, but are not limited to audio/video processors and recorders, gaming consoles, digital television sets, wired or wireless telephones, navigation devices (including system based on the global positioning system (GPS) and/or inertial navigation), and digital cameras and/or recorders. The modifications may include, for example, elimination of unnecessary components, addition of specialized devices or circuits, and/or integration of a plurality of devices.
Although the present invention has been described with reference to a SOI substrate 40 (FIGS. 5-19) formed by a bonding and etching back method, it must be understood that the present invention is not limited to the above fabrication method. Accordingly, other methods known in the art, for example, the ELTRAN process, may be also used, as desired.
Further, although the exemplary embodiments of the present invention have been described for only one fully-depleted (FD) SOI NMOS transistor 100 (FIGS. 5-19) formed in the memory array area, and for only one partially-depleted (PD) SOI NMOS transistor 200 (FIGS. 5-19) formed in the periphery area, it must be understood that the present invention contemplates the formation of a plurality of such MOSFET devices in their respective area of the same or different conductivity type.
The above description illustrates preferred embodiments that achieve the features and advantages of the present invention. It is not intended that the present invention be limited to the illustrated embodiments. Modifications and substitutions to specific process conditions and structures can be made without departing from the spirit and scope of the present invention. Accordingly, the invention is not to be considered as being limited by the foregoing description and drawings, but is only limited by the scope of the appended claims.

Claims (18)

What is claimed as new and desired to be protected by Letters Patent of the United States is:
1. A method of forming a memory device comprising:
providing a SOI substrate comprising first and second silicon layers and an insulating layer between the first and second silicon layers, wherein the SOI substrate comprises a periphery circuit region and a memory array region;
reducing a thickness of the first silicon layer in the periphery circuit region and the memory array region;
forming a fully depleted SOI NMOS transistor in the memory array region, which comprises the acts of:
forming an oxide material over the SOI substrate;
forming a doped polysilicon material of p-type conductivity over said oxide material;
forming a gate stack comprising portions of said oxide material and of said doped polysilicon material;
forming a p-type well in said first silicon layer below said gate stack; and
forming source and drain regions of n-type conductivity on opposite sides of said gate stack within said p-type well in said first silicon layer;
forming a partially depleted SOI NMOS transistor in the periphery circuit region, which comprises the acts of:
forming the oxide material over the SOI substrate;
forming a second doped polysilicon material of n-type conductivity over said oxide material;
forming a second gate stack comprising portions of said oxide material and of said second doped polysilicon material;
forming a second p-type well in said first silicon layer below said second gate stack; and
forming source and drain regions of n-type conductivity on opposite sides of said second gate stack within said second p-type well in said first silicon layer.
2. A method of forming a fully depleted SOI NMOS transistor comprising the acts of:
providing a SOI substrate comprising first and second silicon layers and an insulating layer between the first and second silicon layers, wherein the SOI substrate comprises a periphery circuit region and a memory array region;
reducing a thickness of the first silicon layer in the periphery circuit region and the memory array region to between about 500 Angstroms and about 1,500 Angstroms;
in said memory array region:
forming an oxide material over the SOI substrate;
forming a polysilicon material doped to a first concentration of p-type conductivity over said oxide material;
forming a gate stack comprising portions of said oxide material and of said doped polysilicon material;
forming a p-type well in said first silicon layer below said gate stack doped to a second concentration less than the first concentration; and
forming source and drain regions of n-type conductivity on opposite sides of said gate stack within said p-type well in said first silicon layer; and
in said periphery circuit region:
forming the oxide material over the SOI substrate;
forming a second polysilicon material doped to a first concentration of n-type conductivity over said oxide material;
forming a second gate stack comprising portions of said oxide material and of said second doped polysilicon material;
forming a second p-type well in said first silicon layer below said second gate stack doped to a second concentration less than the first concentration; and
forming source and drain regions of n-type conductivity on opposite sides of said second gate stack within said second p-type well in said first silicon layer.
3. The method of claim 2, wherein said oxide material is formed by thermally oxidizing said SOI substrate.
4. The method of claim 2, wherein the method results in a fully depleted SOI NMOS transistor.
5. The method of claim 2, wherein the fully depleted SOI NMOS transistor forms the memory access transistor for a charge storing unit.
6. The method of claim 2, wherein said act of forming said doped polysilicon material further comprises subjecting a polysilicon material to a first implantation with a p-type dopant.
7. The method of claim 6, wherein said first implantation is conducted at an energy of about 1 keV to about 50 keV.
8. The method of claim 7, wherein said first implantation is further conducted at a dopant dose concentration of about 1×1015/cm2 to about 5×1015/cm2.
9. The method of claim 2 further comprising the act of providing a silicide material over said doped polysilicon material.
10. The method of claim 9 further comprising the act of providing a dielectric cap material over said silicide material.
11. The method of claim 10, wherein said act of forming said gate stack further includes the act of patterning said doped polysilicon material, said silicide material and said dielectric cap material.
12. The method of claim 11, wherein said act of forming said gate stack further includes the act of etching said doped polysilicon layer, said silicide layer and said dielectric cap layer to form said gate stack.
13. The method of claim 2 further comprising the act of forming spacers of a dielectric material on sidewalls of said gate stack.
14. The method of claim 13, further comprising:
forming an insulating layer over the fully depleted SOI NMOS transistor; and
forming a conductive plug, electrically isolated from the gate stack, in the insulating layer.
15. The method of claim 14, wherein the conductive plug is in electrical communication with a capacitor.
16. The method of claim 13, wherein said act of forming source and drain regions further comprises the act of subjecting the p-type well to a second implantation with an n-type dopant.
17. The method of claim 16, wherein said second implantation is conducted at an energy of about 1 keV to about 60 keV.
18. The method of claim 17, wherein said second implantation is further conducted at a dopant dose concentration of about 1×1014/cm2 to about 5×1015/cm2.
US12/401,555 2002-06-05 2009-03-10 Fully-depleted (FD)(SOI) MOSFET access transistor and method of fabrication Expired - Lifetime US8148225B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/401,555 US8148225B2 (en) 2002-06-05 2009-03-10 Fully-depleted (FD)(SOI) MOSFET access transistor and method of fabrication

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/161,615 US7189606B2 (en) 2002-06-05 2002-06-05 Method of forming fully-depleted (FD) SOI MOSFET access transistor
US11/588,274 US7517743B2 (en) 2002-06-05 2006-10-27 Fully-depleted (FD) (SOI) MOSFET access transistor and method of fabrication
US12/401,555 US8148225B2 (en) 2002-06-05 2009-03-10 Fully-depleted (FD)(SOI) MOSFET access transistor and method of fabrication

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/588,274 Continuation US7517743B2 (en) 2002-06-05 2006-10-27 Fully-depleted (FD) (SOI) MOSFET access transistor and method of fabrication

Publications (2)

Publication Number Publication Date
US20090176338A1 US20090176338A1 (en) 2009-07-09
US8148225B2 true US8148225B2 (en) 2012-04-03

Family

ID=29709768

Family Applications (5)

Application Number Title Priority Date Filing Date
US10/161,615 Expired - Lifetime US7189606B2 (en) 2002-06-05 2002-06-05 Method of forming fully-depleted (FD) SOI MOSFET access transistor
US10/303,696 Expired - Lifetime US7465999B2 (en) 2002-06-05 2002-11-26 Fully-depleted (FD) (SOI) MOSFET access transistor
US10/751,443 Expired - Lifetime US7151303B2 (en) 2002-06-05 2004-01-06 Fully-depleted (FD) (SOI) MOSFET access transistor
US11/588,274 Expired - Lifetime US7517743B2 (en) 2002-06-05 2006-10-27 Fully-depleted (FD) (SOI) MOSFET access transistor and method of fabrication
US12/401,555 Expired - Lifetime US8148225B2 (en) 2002-06-05 2009-03-10 Fully-depleted (FD)(SOI) MOSFET access transistor and method of fabrication

Family Applications Before (4)

Application Number Title Priority Date Filing Date
US10/161,615 Expired - Lifetime US7189606B2 (en) 2002-06-05 2002-06-05 Method of forming fully-depleted (FD) SOI MOSFET access transistor
US10/303,696 Expired - Lifetime US7465999B2 (en) 2002-06-05 2002-11-26 Fully-depleted (FD) (SOI) MOSFET access transistor
US10/751,443 Expired - Lifetime US7151303B2 (en) 2002-06-05 2004-01-06 Fully-depleted (FD) (SOI) MOSFET access transistor
US11/588,274 Expired - Lifetime US7517743B2 (en) 2002-06-05 2006-10-27 Fully-depleted (FD) (SOI) MOSFET access transistor and method of fabrication

Country Status (1)

Country Link
US (5) US7189606B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9165944B2 (en) 2013-10-07 2015-10-20 Globalfoundries Inc. Semiconductor device including SOI butted junction to reduce short-channel penalty

Families Citing this family (72)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6297548B1 (en) 1998-06-30 2001-10-02 Micron Technology, Inc. Stackable ceramic FBGA for high thermal applications
US6804502B2 (en) 2001-10-10 2004-10-12 Peregrine Semiconductor Corporation Switch circuit and method of switching radio frequency signals
EP1357603A3 (en) * 2002-04-18 2004-01-14 Innovative Silicon SA Semiconductor device
US7129744B2 (en) * 2003-10-23 2006-10-31 Viciciv Technology Programmable interconnect structures
US6855988B2 (en) * 2002-07-08 2005-02-15 Viciciv Technology Semiconductor switching devices
US20040004251A1 (en) * 2002-07-08 2004-01-08 Madurawe Raminda U. Insulated-gate field-effect thin film transistors
US7673273B2 (en) * 2002-07-08 2010-03-02 Tier Logic, Inc. MPGA products based on a prototype FPGA
US7112994B2 (en) 2002-07-08 2006-09-26 Viciciv Technology Three dimensional integrated circuits
US6992503B2 (en) * 2002-07-08 2006-01-31 Viciciv Technology Programmable devices with convertibility to customizable devices
US7812458B2 (en) * 2007-11-19 2010-10-12 Tier Logic, Inc. Pad invariant FPGA and ASIC devices
US8643162B2 (en) 2007-11-19 2014-02-04 Raminda Udaya Madurawe Pads and pin-outs in three dimensional integrated circuits
JP2004146622A (en) * 2002-10-25 2004-05-20 Oki Electric Ind Co Ltd Semiconductor device and its manufacturing method
US7112483B2 (en) * 2003-08-29 2006-09-26 Taiwan Semiconductor Manufacturing Company, Ltd. Method for forming a device having multiple silicide types
US7112501B2 (en) * 2003-10-20 2006-09-26 Oki Electric Industry Co., Ltd. Method of fabrication a silicon-on-insulator device with a channel stop
US7030651B2 (en) 2003-12-04 2006-04-18 Viciciv Technology Programmable structured arrays
JP2005268730A (en) * 2004-03-22 2005-09-29 Toshiba Corp Semiconductor device
US7489164B2 (en) 2004-05-17 2009-02-10 Raminda Udaya Madurawe Multi-port memory devices
JP2005353832A (en) * 2004-06-10 2005-12-22 Toshiba Corp Semiconductor device and its manufacturing method
KR100536043B1 (en) * 2004-06-25 2005-12-12 삼성전자주식회사 Stacked type semiconductor device and method of manufacturing the same
US7091130B1 (en) * 2004-06-25 2006-08-15 Freescale Semiconductor, Inc. Method of forming a nanocluster charge storage device
US7091089B2 (en) 2004-06-25 2006-08-15 Freescale Semiconductor, Inc. Method of forming a nanocluster charge storage device
US7635882B2 (en) 2004-08-11 2009-12-22 Taiwan Semiconductor Manufacturing Company, Ltd. Logic switch and circuits utilizing the switch
US20060040438A1 (en) * 2004-08-17 2006-02-23 Jiong-Ping Lu Method for improving the thermal stability of silicide
US7361543B2 (en) * 2004-11-12 2008-04-22 Freescale Semiconductor, Inc. Method of forming a nanocluster charge storage device
US7737053B2 (en) * 2004-11-18 2010-06-15 Semiconductor Energy Laboratory Co., Ltd Semiconductor device and manufacturing method of the same
JP2006245417A (en) * 2005-03-04 2006-09-14 Toshiba Corp Semiconductor device and manufacturing method therefor
US20070040222A1 (en) * 2005-06-15 2007-02-22 Benjamin Van Camp Method and apparatus for improved ESD performance
US20080076371A1 (en) 2005-07-11 2008-03-27 Alexander Dribinsky Circuit and method for controlling charge injection in radio frequency switches
US7910993B2 (en) 2005-07-11 2011-03-22 Peregrine Semiconductor Corporation Method and apparatus for use in improving linearity of MOSFET's using an accumulated charge sink
US9653601B2 (en) 2005-07-11 2017-05-16 Peregrine Semiconductor Corporation Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction
US7890891B2 (en) * 2005-07-11 2011-02-15 Peregrine Semiconductor Corporation Method and apparatus improving gate oxide reliability by controlling accumulated charge
USRE48965E1 (en) * 2005-07-11 2022-03-08 Psemi Corporation Method and apparatus improving gate oxide reliability by controlling accumulated charge
US8742502B2 (en) 2005-07-11 2014-06-03 Peregrine Semiconductor Corporation Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction
WO2007031928A2 (en) * 2005-09-15 2007-03-22 Nxp B.V. Method of manufacturing semiconductor device with different metallic gates
EP1927136A2 (en) * 2005-09-15 2008-06-04 Nxp B.V. Method of manufacturing semiconductor device with different metallic gates
JP2007335573A (en) * 2006-06-14 2007-12-27 Hitachi Ltd Semiconductor device, and its manufacturing method
US7432158B1 (en) 2006-07-25 2008-10-07 Freescale Semiconductor, Inc. Method for retaining nanocluster size and electrical characteristics during processing
US7445984B2 (en) 2006-07-25 2008-11-04 Freescale Semiconductor, Inc. Method for removing nanoclusters from selected regions
KR100783283B1 (en) * 2006-12-05 2007-12-06 동부일렉트로닉스 주식회사 Semiconductor device and the fabricating method thereof
US7879639B2 (en) * 2007-04-13 2011-02-01 Taiwan Semiconductor Manufacturing Company, Ltd. Method and device to reduce dark current in image sensors
US8183137B2 (en) * 2007-05-23 2012-05-22 Texas Instruments Incorporated Use of dopants to provide low defect gate full silicidation
US8940645B2 (en) 2007-05-25 2015-01-27 Cypress Semiconductor Corporation Radical oxidation process for fabricating a nonvolatile charge trap memory device
US9449831B2 (en) 2007-05-25 2016-09-20 Cypress Semiconductor Corporation Oxide-nitride-oxide stack having multiple oxynitride layers
US20090179253A1 (en) 2007-05-25 2009-07-16 Cypress Semiconductor Corporation Oxide-nitride-oxide stack having multiple oxynitride layers
US8633537B2 (en) 2007-05-25 2014-01-21 Cypress Semiconductor Corporation Memory transistor with multiple charge storing layers and a high work function gate electrode
US7648868B2 (en) * 2007-10-31 2010-01-19 International Business Machines Corporation Metal-gated MOSFET devices having scaled gate stack thickness
US7635988B2 (en) * 2007-11-19 2009-12-22 Tier Logic, Inc. Multi-port thin-film memory devices
US7795913B2 (en) * 2007-12-26 2010-09-14 Tier Logic Programmable latch based multiplier
US7573294B2 (en) * 2007-12-26 2009-08-11 Tier Logic, Inc. Programmable logic based latches and shift registers
US7602213B2 (en) * 2007-12-26 2009-10-13 Tier Logic, Inc. Using programmable latch to implement logic
US7573293B2 (en) * 2007-12-26 2009-08-11 Tier Logic, Inc. Programmable logic based latches and shift registers
US8674434B2 (en) * 2008-03-24 2014-03-18 Micron Technology, Inc. Impact ionization devices
SG142321A1 (en) 2008-04-24 2009-11-26 Micron Technology Inc Pre-encapsulated cavity interposer
US8230375B2 (en) 2008-09-14 2012-07-24 Raminda Udaya Madurawe Automated metal pattern generation for integrated circuits
US7799628B2 (en) * 2008-10-06 2010-09-21 Taiwan Semiconductor Manufacturing Company, Ltd. Advanced metal gate method and device
US8310269B2 (en) * 2009-08-20 2012-11-13 International Business Machines Corporation Measurement of partially depleted silicon-on-insulator CMOS circuit leakage current under different steady state switching conditions
CN101771051B (en) * 2009-12-25 2011-09-14 中国科学院上海微系统与信息技术研究所 Floating body cell structure of dynamic random access memory and manufacturing technology thereof
US8748271B2 (en) 2011-03-11 2014-06-10 Globalfoundries Singapore Pte. Ltd. LDMOS with improved breakdown voltage
US9034711B2 (en) 2011-03-11 2015-05-19 Globalfoundries Singapore Pte. Ltd. LDMOS with two gate stacks having different work functions for improved breakdown voltage
WO2013020576A1 (en) * 2011-08-05 2013-02-14 X-Fab Semiconductor Foundries Ag Semiconductor device
US9590674B2 (en) 2012-12-14 2017-03-07 Peregrine Semiconductor Corporation Semiconductor devices with switchable ground-body connection
US20150236798A1 (en) 2013-03-14 2015-08-20 Peregrine Semiconductor Corporation Methods for Increasing RF Throughput Via Usage of Tunable Filters
US9496270B2 (en) * 2014-05-30 2016-11-15 Qualcomm Incorporated High density single-transistor antifuse memory cell
US9831857B2 (en) 2015-03-11 2017-11-28 Peregrine Semiconductor Corporation Power splitter with programmable output phase shift
JP6608312B2 (en) * 2016-03-08 2019-11-20 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
US9941017B1 (en) * 2017-02-16 2018-04-10 Donghyuk Ju Antifuse one-time programmable semiconductor memory
US10319827B2 (en) 2017-07-12 2019-06-11 Globalfoundries Inc. High voltage transistor using buried insulating layer as gate dielectric
US10886911B2 (en) 2018-03-28 2021-01-05 Psemi Corporation Stacked FET switch bias ladders
US10236872B1 (en) 2018-03-28 2019-03-19 Psemi Corporation AC coupling modules for bias ladders
US10505530B2 (en) 2018-03-28 2019-12-10 Psemi Corporation Positive logic switch with selectable DC blocking circuit
US11476849B2 (en) 2020-01-06 2022-10-18 Psemi Corporation High power positive logic switch
CN113745147A (en) * 2020-05-14 2021-12-03 上海功成半导体科技有限公司 FD-SOI substrate structure and device structure preparation method

Citations (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3729811A (en) * 1969-12-01 1973-05-01 Philips Corp Methods of manufacturing a semiconductor device
US5340759A (en) 1992-06-17 1994-08-23 International Business Machines Corporation Method of making a vertical gate transistor with low temperature epitaxial channel
US5536962A (en) 1994-11-07 1996-07-16 Motorola, Inc. Semiconductor device having a buried channel transistor
US5541132A (en) * 1995-03-21 1996-07-30 Motorola, Inc. Insulated gate semiconductor device and method of manufacture
US5807771A (en) * 1996-06-04 1998-09-15 Raytheon Company Radiation-hard, low power, sub-micron CMOS on a SOI substrate
US6060749A (en) 1998-04-23 2000-05-09 Texas Instruments - Acer Incorporated Ultra-short channel elevated S/D MOSFETS formed on an ultra-thin SOI substrate
US6100120A (en) 1999-05-11 2000-08-08 Advanced Micro Devices, Inc. Method of locally forming a high-k dielectric gate insulator
US6114741A (en) 1996-12-13 2000-09-05 Texas Instruments Incorporated Trench isolation of a CMOS structure
US6141103A (en) * 1998-03-18 2000-10-31 Stmicroelectronics S.A. Monitoring method of an ion implantation process
US6174781B1 (en) * 1999-04-26 2001-01-16 Worldwide Semiconductor Manufacturing Corp. Dual damascene process for capacitance fabrication of DRAM
WO2001015215A1 (en) * 1999-08-20 2001-03-01 S.O.I.Tec Silicon On Insulator Technologies Method for treating substrates for microelectronics and substrates obtained according to said method
US6261885B1 (en) * 1999-01-26 2001-07-17 Advanced Micro Devices, Inc. Method for forming integrated circuit gate conductors from dual layers of polysilicon
US6277675B1 (en) 1999-10-28 2001-08-21 United Microelectronics Corp. Method of fabricating high voltage MOS device
US6288949B1 (en) 1993-12-03 2001-09-11 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device including an SOI substrate
US6294817B1 (en) 1999-12-13 2001-09-25 Infineon Technologies Ag Source/drain-on insulator (S/DOI) field effect transistor using oxidized amorphous silicon and method of fabrication
US6331458B1 (en) 1994-10-11 2001-12-18 Advanced Micro Devices, Inc. Active region implant methodology using indium to enhance short channel performance of a surface channel PMOS device
US6339244B1 (en) 2000-02-22 2002-01-15 Advanced Micro Devices, Inc. Fully depleted silicon on insulator semiconductor device and manufacturing method therefor
US20020028546A1 (en) * 2000-09-04 2002-03-07 Korea Advanced Institute Of Science And Technology Method of fabricating deep submicron MOS transistor
US6391752B1 (en) 2000-09-12 2002-05-21 Taiwan Semiconductor Manufacturing, Co., Ltd. Method of fabricating a silicon-on-insulator semiconductor device with an implanted ground plane
US6417051B1 (en) 1999-03-12 2002-07-09 Kabushiki Kaisha Toshiba Method of manufacturing memory device including insulated gate field effect transistors
US6424016B1 (en) * 1996-05-24 2002-07-23 Texas Instruments Incorporated SOI DRAM having P-doped polysilicon gate for a memory pass transistor
US6424009B1 (en) 2001-05-04 2002-07-23 Advanced Micro Devices, Inc. Polysilicon insulator material in semiconductor-on-insulator (SOI) structure
US6432763B1 (en) 2001-03-15 2002-08-13 Advanced Micro Devices, Inc. Field effect transistor having doped gate with prevention of contamination from the gate during implantation
US6452229B1 (en) 2002-02-21 2002-09-17 Advanced Micro Devices, Inc. Ultra-thin fully depleted SOI device with T-shaped gate and method of fabrication
US6484065B1 (en) 1997-12-29 2002-11-19 Kawasaki Microelectronics, Inc. DRAM enhanced processor
US6548361B1 (en) 2002-05-15 2003-04-15 Advanced Micro Devices, Inc. SOI MOSFET and method of fabrication
US6552401B1 (en) 2000-11-27 2003-04-22 Micron Technology Use of gate electrode workfunction to improve DRAM refresh
US6624487B1 (en) * 2002-05-07 2003-09-23 Texas Instruments Incorporated Drain-extended MOS ESD protection structure
US6653700B2 (en) 2001-06-29 2003-11-25 Intel Corporation Transistor structure and method of fabrication
US6661058B2 (en) 2001-04-20 2003-12-09 Micron Technology, Inc. Highly reliable gate oxide and method of fabrication
US6759706B2 (en) 2000-05-26 2004-07-06 Renesas Technology Corp. Nonvolatile semiconductor memory device with improved gate oxide film arrangements
US6797599B2 (en) 2001-08-31 2004-09-28 Texas Instruments Incorporated Gate structure and method
US6815297B1 (en) 2002-02-21 2004-11-09 Advanced Micro Devices, Inc. Ultra-thin fully depleted SOI device and method of fabrication

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US633924A (en) * 1896-06-29 1899-09-26 Horatio R Swartwood Sash-holder.
JP2001024165A (en) * 1999-07-06 2001-01-26 Hitachi Ltd Semiconductor device and its manufacture and semiconductor production device
US6754104B2 (en) * 2000-06-22 2004-06-22 Progressant Technologies, Inc. Insulated-gate field-effect transistor integrated with negative differential resistance (NDR) FET
US6531368B1 (en) * 2001-04-03 2003-03-11 Advanced Micro Devices, Inc. Method of fabricating a semiconductor device having a metal oxide high-k gate insulator by localized laser irradiation and a device thereby formed

Patent Citations (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3729811A (en) * 1969-12-01 1973-05-01 Philips Corp Methods of manufacturing a semiconductor device
US5340759A (en) 1992-06-17 1994-08-23 International Business Machines Corporation Method of making a vertical gate transistor with low temperature epitaxial channel
US6288949B1 (en) 1993-12-03 2001-09-11 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device including an SOI substrate
US6331458B1 (en) 1994-10-11 2001-12-18 Advanced Micro Devices, Inc. Active region implant methodology using indium to enhance short channel performance of a surface channel PMOS device
US5536962A (en) 1994-11-07 1996-07-16 Motorola, Inc. Semiconductor device having a buried channel transistor
US5541132A (en) * 1995-03-21 1996-07-30 Motorola, Inc. Insulated gate semiconductor device and method of manufacture
US6424016B1 (en) * 1996-05-24 2002-07-23 Texas Instruments Incorporated SOI DRAM having P-doped polysilicon gate for a memory pass transistor
US5807771A (en) * 1996-06-04 1998-09-15 Raytheon Company Radiation-hard, low power, sub-micron CMOS on a SOI substrate
US6114741A (en) 1996-12-13 2000-09-05 Texas Instruments Incorporated Trench isolation of a CMOS structure
US6484065B1 (en) 1997-12-29 2002-11-19 Kawasaki Microelectronics, Inc. DRAM enhanced processor
US6141103A (en) * 1998-03-18 2000-10-31 Stmicroelectronics S.A. Monitoring method of an ion implantation process
US6060749A (en) 1998-04-23 2000-05-09 Texas Instruments - Acer Incorporated Ultra-short channel elevated S/D MOSFETS formed on an ultra-thin SOI substrate
US6261885B1 (en) * 1999-01-26 2001-07-17 Advanced Micro Devices, Inc. Method for forming integrated circuit gate conductors from dual layers of polysilicon
US6417051B1 (en) 1999-03-12 2002-07-09 Kabushiki Kaisha Toshiba Method of manufacturing memory device including insulated gate field effect transistors
US6174781B1 (en) * 1999-04-26 2001-01-16 Worldwide Semiconductor Manufacturing Corp. Dual damascene process for capacitance fabrication of DRAM
US6100120A (en) 1999-05-11 2000-08-08 Advanced Micro Devices, Inc. Method of locally forming a high-k dielectric gate insulator
WO2001015215A1 (en) * 1999-08-20 2001-03-01 S.O.I.Tec Silicon On Insulator Technologies Method for treating substrates for microelectronics and substrates obtained according to said method
US7288418B2 (en) * 1999-08-20 2007-10-30 S.O.O.Tec Silicon On Insulator Technologies Process for treating substrates for the microelectronics industry, and substrates obtained by this process
US6277675B1 (en) 1999-10-28 2001-08-21 United Microelectronics Corp. Method of fabricating high voltage MOS device
US6294817B1 (en) 1999-12-13 2001-09-25 Infineon Technologies Ag Source/drain-on insulator (S/DOI) field effect transistor using oxidized amorphous silicon and method of fabrication
US6339244B1 (en) 2000-02-22 2002-01-15 Advanced Micro Devices, Inc. Fully depleted silicon on insulator semiconductor device and manufacturing method therefor
US6759706B2 (en) 2000-05-26 2004-07-06 Renesas Technology Corp. Nonvolatile semiconductor memory device with improved gate oxide film arrangements
US20020028546A1 (en) * 2000-09-04 2002-03-07 Korea Advanced Institute Of Science And Technology Method of fabricating deep submicron MOS transistor
US6391752B1 (en) 2000-09-12 2002-05-21 Taiwan Semiconductor Manufacturing, Co., Ltd. Method of fabricating a silicon-on-insulator semiconductor device with an implanted ground plane
US6552401B1 (en) 2000-11-27 2003-04-22 Micron Technology Use of gate electrode workfunction to improve DRAM refresh
US6432763B1 (en) 2001-03-15 2002-08-13 Advanced Micro Devices, Inc. Field effect transistor having doped gate with prevention of contamination from the gate during implantation
US6661058B2 (en) 2001-04-20 2003-12-09 Micron Technology, Inc. Highly reliable gate oxide and method of fabrication
US6424009B1 (en) 2001-05-04 2002-07-23 Advanced Micro Devices, Inc. Polysilicon insulator material in semiconductor-on-insulator (SOI) structure
US6653700B2 (en) 2001-06-29 2003-11-25 Intel Corporation Transistor structure and method of fabrication
US6797599B2 (en) 2001-08-31 2004-09-28 Texas Instruments Incorporated Gate structure and method
US6452229B1 (en) 2002-02-21 2002-09-17 Advanced Micro Devices, Inc. Ultra-thin fully depleted SOI device with T-shaped gate and method of fabrication
US6815297B1 (en) 2002-02-21 2004-11-09 Advanced Micro Devices, Inc. Ultra-thin fully depleted SOI device and method of fabrication
US6624487B1 (en) * 2002-05-07 2003-09-23 Texas Instruments Incorporated Drain-extended MOS ESD protection structure
US6548361B1 (en) 2002-05-15 2003-04-15 Advanced Micro Devices, Inc. SOI MOSFET and method of fabrication

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
McGuire, "Semiconductor Materials and Process Technology Handbook," Noyes Publ., Norwich, New York, (1988), pp. 46-47.
Sanchez et al., "Drain-Engineered Hot-Electron-Resistant Device Structures: A Review," IEEE Trans. on Electron Devices, vol. 36, No. 6, (1989), pp. 1125-1132.
Wilson et al., "Handbook of Multilevel Metallization for Integrated Circuits," Noyes Publ., Westwood, New Jersey, (1993), pp. 259-264.
Wolf, "Silicon Processing for the VLSI Era, vol. 3-The Submicron MOSFET," Lattice Press, Sunset Beach, CA (1995), pp. 135-137.

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9165944B2 (en) 2013-10-07 2015-10-20 Globalfoundries Inc. Semiconductor device including SOI butted junction to reduce short-channel penalty
US9349749B2 (en) 2013-10-07 2016-05-24 Globalfoundries Inc. Semiconductor device including SIU butted junction to reduce short-channel penalty

Also Published As

Publication number Publication date
US7465999B2 (en) 2008-12-16
US20040135204A1 (en) 2004-07-15
US20090176338A1 (en) 2009-07-09
US7151303B2 (en) 2006-12-19
US7189606B2 (en) 2007-03-13
US20030227058A1 (en) 2003-12-11
US7517743B2 (en) 2009-04-14
US20030227056A1 (en) 2003-12-11
US20070045742A1 (en) 2007-03-01

Similar Documents

Publication Publication Date Title
US8148225B2 (en) Fully-depleted (FD)(SOI) MOSFET access transistor and method of fabrication
US5811283A (en) Silicon on insulator (SOI) dram cell structure and process
US6746937B2 (en) PD-SOI substrate with suppressed floating body effect and method for its fabrication
US8247871B2 (en) 1T/0C RAM cell with a wrapped-around gate device structure
US6545327B2 (en) Semiconductor device having different gate insulating films with different amount of carbon
US6215155B1 (en) Silicon-on-insulator configuration which is compatible with bulk CMOS architecture
US8067803B2 (en) Memory devices, transistor devices and related methods
US5886385A (en) Semiconductor device and manufacturing method thereof
US7432560B2 (en) Body-tied-to-source MOSFETs with asymmetrical source and drain regions and methods of fabricating the same
US7880231B2 (en) Integration of a floating body memory on SOI with logic transistors on bulk substrate
US7119369B2 (en) FET having epitaxial silicon growth
US6294817B1 (en) Source/drain-on insulator (S/DOI) field effect transistor using oxidized amorphous silicon and method of fabrication
US20060097316A1 (en) Semiconductor structure and method for integrating SOI devices and bulk devices
US6492209B1 (en) Selectively thin silicon film for creating fully and partially depleted SOI on same wafer
US7276765B2 (en) Buried transistors for silicon on insulator technology
US6326247B1 (en) Method of creating selectively thin silicon/oxide for making fully and partially depleted SOI on same waffer
JP2003046088A (en) Semiconductor device and method of manufacturing the same
GB2318681A (en) Dram cells
Auberton-Hervé et al. Low dose SIMOX for ULSI applications
WO2001043198A2 (en) Source/drain-on-insulator (s/doi) field effect transistor using silicon nitride and silicon oxide and method of fabrication

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426

AS Assignment

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS

Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001

Effective date: 20180703

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL

Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001

Effective date: 20180703

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001

Effective date: 20180629

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001

Effective date: 20190731

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001

Effective date: 20190731

Owner name: MICRON SEMICONDUCTOR PRODUCTS, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001

Effective date: 20190731

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY