US8050517B2 - Method and apparatus for modulating sub-channel pixel in multi grayscale monochrome output apparatus - Google Patents

Method and apparatus for modulating sub-channel pixel in multi grayscale monochrome output apparatus Download PDF

Info

Publication number
US8050517B2
US8050517B2 US11/822,846 US82284607A US8050517B2 US 8050517 B2 US8050517 B2 US 8050517B2 US 82284607 A US82284607 A US 82284607A US 8050517 B2 US8050517 B2 US 8050517B2
Authority
US
United States
Prior art keywords
channel
channels
mask pattern
value
sub
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11/822,846
Other versions
US20080031530A1 (en
Inventor
Yun-Tae Kim
Du-sik Park
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KIM, YUN-TAE, PARK, DU-SIK
Publication of US20080031530A1 publication Critical patent/US20080031530A1/en
Application granted granted Critical
Publication of US8050517B2 publication Critical patent/US8050517B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/02Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007Display of intermediate tones
    • G09G3/2044Display of intermediate tones using dithering
    • G09G3/2051Display of intermediate tones using dithering with use of a spatial dither pattern
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/02Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
    • G09G5/028Circuits for converting colour display signals into monochrome display signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N1/00Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
    • H04N1/40Picture signal circuits
    • H04N1/405Halftoning, i.e. converting the picture signal of a continuous-tone original into a corresponding signal showing only two levels
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N1/00Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
    • H04N1/40Picture signal circuits
    • H04N1/407Control or modification of tonal gradation or of extreme levels, e.g. background level

Definitions

  • the present invention relates to a method and apparatus to modulate sub-channel pixels in a multi grayscale monochrome output apparatus, and more particularly, to a method and apparatus to modulate sub-channel pixels in a multi grayscale monochrome output apparatus that can represent a high grayscale input image on a low grayscale output apparatus through sub-channel pixel modulation.
  • the monochrome display includes a monochrome display that represents information of one pixel of an image in the display as one pixel, and a monochrome display that represents the one pixel information using sub-channel pixels of R, G, and B with no color filters.
  • the color filters are removed from a color display, and thus a manufacturing process is simple.
  • an appropriate pixel representation method is required.
  • FIG. 1 shows a change of each sub-channel pixel in a monochrome output apparatus.
  • the monochrome output apparatus in order to represent “0”, all the sub-channel pixels become “0”. Further, in order to represent “1”, all the pixels of the first, second, and third channels become “1”.
  • Information between “0” and “1” can be represented by combining the individual sub-channels. Accordingly, excess grayscale levels can be represented by varying pixel information of the sub-channels.
  • a dithering method that represent a similar color by mixing dots of different grayscale colors may be primarily used.
  • gray having a specific grayscale level may be represented for the entire image according to a ratio of black dots and white dots within a certain plane in a display or a printing apparatus, or pink having various grayscale levels may be represented according to a ratio of red dots and white dots.
  • the dithering method is primarily used to increase reality of an image and allows a rough and uneven outline so as not to meet a person's eye in a low definition output apparatus.
  • Known technologies using dithering include a random dithering method that adds a random signal generated from a random generator to the least significant bit (LSB) of an input image signal and a screen dithering method that prescribes a mask value for dithering and then adds the mask value to the least significant bit or compares the mask value with the least significant bit so as to determine a weighted value.
  • LSB least significant bit
  • FIG. 2 shows an example where screen dithering according to the related art is performed.
  • the input signals cannot be completely represented.
  • the 10-bit pixel information is 494, 488, 491, and 485
  • the 8-bit output information is theoretically 123.50, 122.00, 122.75, and 121.25, respectively, but a part of the 10-bit input signal may be lost since the 8-bit information is obtained by truncating or reducing two bits among the ten bits.
  • high grayscale input information can be represented by modulating pixel information of the first, second, and third channels.
  • the lowest two bits are set as the least significant bits (LSB) of the input image signal.
  • the matrix having the least significant bits of each pixel in a pixel region subject to modulation is defined as original patterns of first, second, and third channels.
  • the original patterns of the first, second, and third channels having the two least significant bits become the 2 ⁇ 2 matrixes.
  • the above matrix is represented by (10 (2) , 00 (2) , 11 (2) , 01 (2) ) in binary. In the specification, however, decimal arithmetic is performed.
  • the 2 ⁇ 2 matrix is basically represented in an order of (1, 1), (1, 2), (2, 1), and (2, 2).
  • a single input signal having an initial input value of 10 bits is divided in to the first, second, and third sub-channels. Accordingly, by selecting the individual two least significant bits, the 2 ⁇ 2 matrixes serving as the original patterns of the first, second, and third channels respectively become the 2 ⁇ 2 matrixes of (2, 0, 3, 1).
  • dithering can be performed by applying a prescribed mask pattern.
  • the first channel mask pattern becomes a 2 ⁇ 2 matrix of (0.5, 1.5, 2.5, 3.5) in an order of (1, 1), (1, 2), (2, 1), and (2, 2).
  • the second channel mask pattern becomes a 2 ⁇ 2 matrix of (3.5, 2.5, 0.5, 1.5)
  • the third channel mask pattern becomes a 2 ⁇ 2 matrix of (1.5, 2.5, 3.5, 0.5).
  • the values of the mask patterns for screen dithering can be arbitrarily defined, and thus values different from the above-described values may be used as the values of the mask patterns.
  • the first channel original pattern and the first channel mask pattern are compared with each other.
  • a weighted value “+1” is determined and, when the value of the original pattern is smaller than the value of the mask pattern, a weighted value “0” is determined. Accordingly, from the comparison result of the original pattern and the mask pattern, a 2 ⁇ 2 weighted pattern of (+1, 0, +1, 0) is obtained.
  • a weighted pattern of the second channel becomes a 2 ⁇ 2 matrix of (0, 0, +1, 0)
  • a weighted pattern of the third channel becomes a 2 ⁇ 2 matrix of (+1, 0, 0, +1).
  • the pixel values of each sub-channel can be modulated by adding the 2 ⁇ 2 matrix serving as the weighted pattern of each channel to the higher-order 8 bits.
  • the weighted values of each channel are added to the higher-order 8 bits among the original 10 bits, and thus the final pixel values of each channel are determined.
  • the first channel among the sub-channels since the values of the higher-order 8 bits from the input values of the four pixels are (123, 122, 122, 121), and the weighted values are (+1, 0, +1, 0), (124, 122, 123, 121) is obtained by adding the two 2 ⁇ 2 matrixes.
  • the 8-bit output values of the second channel become (123, 122, 123, 121), and the 8-bit output values of the third channel become (124, 122, 122, 122).
  • the average values of the output values of the four pixels in the first, second, and third sub-channels are (123.66, 122, 122.66, 121.33). Therefore, it is possible to approximate the 10-bit input values to theoretical 8-bit values (123.50, 122, 122.75, 121.25).
  • the 10-bit input values can be approximately represented by averaging the 8-bit output values of the first, second, and third sub-channels.
  • grayscale characteristics can be improved by processing the output information of a plurality of sub-channels having low grayscale levels using the mask. Therefore, the loss of the information due to low grayscale output is compensated through pixel modulation of the sub-channels, thereby representing high grayscale information.
  • the same 2 ⁇ 2 pattern is repeated, and the output may have the same repeated pattern. Accordingly, a regular pattern may occur.
  • the invention has been finalized in consideration of the above problems, and it is an object of the invention to output a high-quality image by modulating low grayscale sub-channel pixels when a high grayscale monochrome image is represented on a low grayscale monochrome output apparatus.
  • a method of modulating sub-channel pixels in a multi grayscale monochrome output apparatus that represents a high grayscale (M+K)-bit (where M and K are an integer of 1 or more) monochrome input image through low grayscale M-bit sub-channels, the method including generating a plurality of mask patterns, selecting mask patterns for a plurality of sub-channels from the plurality of generated mask patterns, determining weighted values using the values of the selected mask patterns and data of K least significant bits of the input image, and calculating M-bit data of the plurality of sub-channels on the basis of the weighted values.
  • an apparatus to modulate sub-channel pixels in a multi grayscale monochrome output apparatus that represents a high grayscale (M+K)-bit (where M and K are an integer of 1 or more) monochrome input image through low grayscale M-bit sub-channels
  • the apparatus including a mask pattern generation unit generating a plurality of mask patterns, a mask pattern selection unit selecting mask patterns for a plurality of sub-channels from the plurality of generated mask patterns, a dithering arithmetic unit determining weighted values using the values of the selected mask pattern and data of K least significant bits (LSB) of the input image, and a low grayscale calculation unit calculating M-bit data the plurality of sub-channels on the basis of the weighted values.
  • M+K grayscale
  • FIG. 1 is a diagram showing a change of each sub-channel pixel in a monochrome output apparatus
  • FIG. 2 is a diagram showing an example where screen dithering according to the related art is performed
  • FIG. 3 is a flowchart showing a method of modulating sub-pixels in a multi grayscale monochrome according to an embodiment of the invention
  • FIG. 4 is a diagram showing a process of selecting mask patterns for sub-channels when the number of sub-channels is 3 in a mask pattern of a 2 ⁇ 2 matrix;
  • FIG. 5 is a diagram showing the result of dithering arithmetic for four input pixels according to an embodiment of the invention
  • FIG. 6 is a diagram showing the result of shuffling after the dithering arithmetic according to an embodiment of the invention.
  • FIG. 7A is a diagram showing the result when pixel modulation of sub-channels is not performed.
  • FIG. 7B is a diagram showing the result when the pixel modulation of the sub-channels is performed according to an embodiment of the invention.
  • FIG. 8 is a block diagram of an apparatus to modulate sub-pixels in a multi grayscale monochrome output apparatus according to an embodiment of the invention.
  • FIG. 3 is a flowchart showing a method of modulating sub-pixels in a multi grayscale monochrome according to an embodiment of the invention.
  • a method of modulating sub-pixels in a multi grayscale monochrome output apparatus includes a operation of inputting a (M+K)-bit image (Operation S 300 ), generating a plurality of mask patterns (Operation S 310 ), selecting mask patterns (Operation S 320 ), determining weighted values by dithering arithmetic (Operation S 330 ), shuffling operation (Operation S 350 ), and outputting an M-bit image (Operation S 360 ).
  • M+K-bit high grayscale information is input (Operation S 300 ).
  • M-bit low grayscale data for each pixel is output.
  • M and K are an integer of 1 or more.
  • a method of modulating sub-channel pixels described below is applied.
  • the modulation method a dithering method that applies mask patterns for the least significant bits of two or more sub-channels is used.
  • the number of sub-channels may be two or more. In the detailed description, three sub-channels are illustrated.
  • the size of the mask pattern is determined.
  • the size of the mask pattern is determined by the least significant bits (LSB). For example, when the LSB is 2 bits, a 2 ⁇ 2 matrix having 2 2 , that is, four elements, is determined, and, when the LSB is K bits, an N ⁇ N matrix having 2 K , that is, K elements, is determined. Accordingly, the number of pixels subject to the sub-channel pixel modulation method can be determined according to the size of the mask pattern. Accordingly, an image processing can be performed on a plurality of pixels, for example, 2 ⁇ 2, 4 ⁇ 4, 6 ⁇ 6, or 8 ⁇ 8 pixels according to the size of the mask pattern.
  • LSB least significant bits
  • the mask patterns may be a plurality of 2 ⁇ 2 matrixes having values of 0, 1, 2, and 3.
  • a plurality of matrixes such as a plurality of 2 ⁇ 2 matrixes having values of 0, 1, 2, and 3
  • four 2 ⁇ 2 matrixes are (1, 2, 3, 0), (3, 1, 0, 2), (0, 3, 2, 1), and (2, 0, 1, 3), respectively, in an order of (1, 1), (1, 2), (2, 1), and (2, 2).
  • the four matrixes are just an example, and various 2 ⁇ 2 matrixes having values of 0, 1, 2, and 3 and different orders and positions may be used.
  • the mask patterns can be expanded to 2 ⁇ 2, 4 ⁇ 4, 6 ⁇ 6, or 8 ⁇ 8 matrix.
  • the 2 ⁇ 2 matrix is used as the mask pattern, like Equation 1, four mask patterns can be generated. Then, according to an embodiment of the invention, a sub-channel mask pattern among the four mask patterns is selected. Specifically, the mask patterns are generated, and the sub-channel mask pattern is arbitrarily selected among the generated mask patterns.
  • the mask patterns are selected as follows.
  • One among the generated four mask patterns is arbitrarily selected as a first channel mask pattern.
  • a 2 ⁇ 2 matrix that starts with the corresponding integer number or is assigned with the corresponding integer number is selected as the first channel mask pattern.
  • the first channel mask pattern is obtained using a matrix of a second channel mask pattern.
  • a matrix pattern having a first element of the second channel mask pattern as an element (N, N) is selected as the first channel mask pattern.
  • the element (2, 2) in the first channel mask pattern of the 2 ⁇ 2 matrix corresponds to the element (1, 1) of the second channel mask pattern.
  • the second channel mask pattern may be obtained by inverting one among the elements of the first channel mask pattern.
  • the element (1, 1) of first channel mask pattern is converted to another integer number through the inversion, a mask pattern that has the inverted integer number as the element (1, 1) is selected as the second channel mask pattern.
  • the integer number at the element (1, 1) is 11 (2) in binary (3 in decimal)
  • the value of 00 (2) (0 in decimal) is obtained through the inversion
  • the second channel mask pattern having 00 (2) as the element (1, 1) is selected.
  • the third channel mask pattern a mask pattern different from the first channel mask pattern or the second channel mask pattern is selected.
  • a matrix that has the element (1, N) of the first channel mask pattern as the element (1, 1) is selected.
  • the third channel mask pattern may be selected by various methods. For example, a mask pattern that starts with the first element (1, 1) in a matrix obtained by rotating the first channel mask pattern in a clockwise direction or a counterclockwise direction or a mask pattern that starts with the integer number of the first element in a matrix obtained by rotating the second channel mask pattern in a clockwise direction or a counterclockwise direction may be selected.
  • the size of the mask pattern is determined by K that is the number of the least significant bits, and various mask patterns can be generated according to the determined size of the mask pattern.
  • the individual mask patterns are selected according to the number of sub-channels.
  • the mask patterns for the individual sub-channels may be selected among the mask patterns generated by an arbitrary random number generator, or elements among the elements of each of the mask patterns by the number of sub-channels may be selected and the mask patterns having the corresponding elements as the first elements may be selected.
  • various methods of selecting the mask patterns may be used.
  • selection methods that can be substituted or changed by those skilled in the art may be included.
  • FIG. 4 shows a process of selecting a sub-channel mask pattern when the number of sub-channels is three in a mask pattern of a 2 ⁇ 2 matrix.
  • a plurality of mask patterns of 2 ⁇ 2 matrixes having 0, 1, 2, and 3 as the elements are generated. Referring to FIG. 4 , one of the generated four mask patterns is arbitrarily selected and determined as the first channel mask pattern.
  • a 2 ⁇ 2 matrix of (1, 2, 3, 0) is selected as the first channel mask pattern.
  • a mask pattern that starts with the integer value 0 of the element (2, 2) by substituting the element (N, N) for the element (1, 1), that is, a matrix (0, 3, 2, 1) is selected.
  • a mask pattern that starts with 2 as the element corresponding to the element (1, N), that is, a matrix (2, 0, 1, 3) is selected.
  • the dithering arithmetic is performed on the original patterns and the mask patterns of the individual sub-channels (Operation S 330 ). With the dithering arithmetic, the weighted values that are reflected in the pixel values of the individual sub-channels are obtained (Operation S 330 ).
  • the mask patterns of the individual sub-channels and the original patterns having the K least significant bits (LSB) of the individual pixels are added or compared with each other, thereby obtaining the weighted values.
  • the addition arithmetic if the sum of the original pattern and the mask pattern is larger than the critical value, the weighted value becomes 1 and, if the sum is smaller than the critical value, the weighted value becomes 0.
  • the comparison arithmetic the value of the mask pattern and the value of the original pattern are compared with each other. Then, if the value of the original pattern is larger than the value of the mask pattern, the weighted value becomes 1 and, if the value of the original pattern is smaller than the value of the mask pattern, the weighted value becomes 0.
  • FIG. 5 shows the result of the dithering arithmetic for four input pixels according to an embodiment of the invention.
  • the original patterns are formed by truncating the least significant bits.
  • the two significant bits are truncated, and the 2 ⁇ 2 matrix of (2, 0, 3, 1) is determined as the original patterns.
  • the first channel mask pattern selected in FIG. 4 is added to the first channel original pattern. If the sum is equal to or more than 4 as a critical value, a weighted value +1 is obtained and, if the sum is less than 4, a weighted value 0 is obtained, that is, no weighted value is obtained.
  • the critical value in general, when the number of the least significant bits is K, an integer number of 2 K is selected. Alternatively, a predetermined value may be defined as a critical value.
  • the dithering arithmetic in FIG. 5 will now be described.
  • the first channel original pattern is (2, 0, 3, 1)
  • the first channel mask pattern is (1, 2, 3, 0).
  • the sum of the two matrixes is (3, 2, 6, 1).
  • the weighted value is +1 and, if the value is less than 4, the weighted value is 0.
  • a 2 ⁇ 2 weighted pattern obtained by the dithering arithmetic is (0, 0, +1, 0).
  • data of the original pixel, from which the least significant bits are truncated, and the weighted pattern are added so as to calculate the final values of the first channel for the four pixels.
  • low grayscale pixel data is obtained in the same manner.
  • the second channel original pattern is (2, 0, 3, 1)
  • the second channel mask pattern is (0, 3, 2, 1).
  • These patterns are added by the dithering arithmetic, such that (2, 3, 5, 2) is output.
  • the weighted value +1 is assigned for the value equal to or more than the critical value 4, a weighted pattern (0, 0, +1, 0) is obtained.
  • a shuffling operation may be provided (Operation S 350 ).
  • the shuffling operation may be applied when the output values of the individual sub-channels are the same after the dithering arithmetic (Operation S 340 ).
  • FIG. 6 shows the result of shuffling after the dithering arithmetic according to an embodiment of the invention.
  • dithering arithmetic may be performed in order to output 8-bit output signals for four 10-bit input pixels (Operation S 330 ).
  • the output values of the individual sub-channels may be the same by the dithering arithmetic (Operation S 340 ).
  • the dithering arithmetic may be performed by the mask patterns for the plurality of sub-channels. As shown in FIG. 6 , when the number of sub-channels is 3, a 2 ⁇ 2 weighted pattern obtained by the dithering arithmetic for the first channel is (0, 0, 0, 0), a weighted pattern for the second channel is (0, +1, 0, 0), and a weighted pattern for the third channel is (0, 0, 0, +1).
  • the first channel value by the dithering arithmetic is (122, 122, 122, 122)
  • the second channel value by the dithering arithmetic is (122, 123, 122, 122)
  • the third channel value by the dithering arithmetic is (122, 122, 122, 123). Accordingly, the pixel values of the plurality of sub-channels corresponding to the element (1, 1) and (2, 1) are the same.
  • the shuffling may be applied when the output data values of the plurality of sub-channels by the dithering arithmetic are the same (Operation S 340 ).
  • the pixel values of the sub-channels output after the dithering arithmetic are compared with one another, and if the pixel values are the same, the shuffling operation is applied (Operation S 350 ).
  • the shuffling operation two sub-channels among the plurality of sub-channels corresponding to one pixel are selected, 1 is added to the value of one channel, and 1 is subtracted from the other channel.
  • a predetermined number may be added to the value of one of the two sub-channels, and the predetermined number is subtracted from the value of the other channel.
  • the values of the sub-channel are collectively added, such that the same value as that before the shuffling operation is obtained.
  • the two sub-channels may be selected by a random generator that generates a random number. For example, as shown in FIG. 6 , when the number of sub-channels is three, for the first pixel, the shuffling operation may be applied to the first and third channels. That is, +1 is added to an R channel, and ⁇ 1 is added to a B channel. Simultaneously, for the third pixel, when the first and second channels are selected by the random generator, 1 is added to the first channel, and ⁇ 1 is added to the second channel.
  • the pixel values of the individual sub-channels are output in forms of M bits.
  • the pixel values of the individual sub-channels obtained by the dithering arithmetic are output in forms of M bits.
  • FIG. 7A shows the result when pixel modulation of the sub-channels is not performed
  • FIG. 7B shows the result when pixel modulation of the sub-channels is performed according to an embodiment of the invention.
  • the lowest four bits of each of three sub-channels in an 8-bit monochrome input signal are truncated.
  • the four least significant bits are truncated and discarded, and it can be seen that a contour phenomenon occurs in the image, and quality of the image is degraded.
  • FIG. 7B shows the result when the pixel values of the sub-channels are modulated by the dithering arithmetic and the shuffling operation.
  • the four least significant bits are truncated, but the pixel values of the individual sub-channels are modulated according to the above-described embodiment of the invention. Then, it can be seen that the contour phenomenon and deterioration of image quality, such as stains or the like, in FIG. 7A can be markedly reduced, and a change in image quality is natural and smooth.
  • FIG. 8 is a block diagram of an apparatus to modulate sub-pixels in a multi grayscale monochrome output apparatus according to an embodiment of the invention.
  • An apparatus to modulate sub-pixels in a multi grayscale monochrome output apparatus includes an input unit 800 , a mask pattern generation unit 810 , a mask pattern selection unit 820 , a dithering arithmetic unit 830 , a low grayscale calculation unit 840 , a shuffling unit 850 , and an output unit 860 .
  • the input unit 800 receives pixel information of a monochrome image.
  • the input unit may receive information of a high grayscale (M+K)-bit monochrome image.
  • the mask pattern generation unit 810 generates the mask patterns. If the size of the mask pattern is determined, the elements of the mask pattern are determined, and the mask pattern generation unit generates the mask pattern accordingly. For example, when the 10-bit input signal is displayed on an 8-bit output apparatus, the number of the least significant bits is 2, and thus the elements of the mask pattern have an integer number ranging from 0 to 2 2 ⁇ 1. Then, a plurality of mask patterns is generated by combining the elements.
  • the mask-patterns may be generated such that the dithering arithmetic are preformed by K as the number of the least significant bits.
  • K the number of the least significant bits.
  • the mask pattern selection unit 820 selects the mask patterns for the individual sub-channels among the plurality of generated mask patterns.
  • the mask patterns for the individual sub-channels may be arbitrarily selected from the plurality of generated mask patterns.
  • the first channel mask pattern may be selected on the basis of a number generated by the random number generator, and the mask patterns having the values of other elements than the element (1, 1) of the first channel mask pattern as the element (1, 1) are selected for the second and third channels.
  • the second channel mask pattern may have the element (N, N) of the first channel mask pattern as the element (1, 1)
  • the third channel mask pattern may have the element (1, N) of the first channel mask pattern as the element (1, 1).
  • the dithering arithmetic unit 830 generates a weighted value having the weighted value 1 if the sum of the original pattern of each sub-channel and the sub-channel mask pattern is equal to or more than the critical value, and having the weighted value 0 if the sum is less than the critical value. Simultaneously, the dithering arithmetic unit 830 may compare the original pattern and the mask pattern so as to obtain the weighted pattern.
  • the low grayscale calculation unit 840 adds the weighted values to the M-bit input values obtained by truncating K bits from the (M+K)-bit original input values, thereby obtaining the M-bit output values.
  • the M-bit output values may be obtained from R, G, and B channels serving as the sub-channels.
  • the shuffling unit 850 modulates the values of the individual sub-channels by a predetermined value when the M-bit sub-channel output values calculated by the low grayscale calculation unit 840 are the same. For example, when the 8-bit output values of the individual sub-channels calculated by the low grayscale calculation unit 840 are the same as 122 , the shuffling unit selects two sub-channels among the sub-channels, adds +1 to on channel, and adds ⁇ 1 to the other channel. Therefore, while the output values keep the average values, the values of the sub-channels vary, and thus a contour in an image can be eliminated.
  • the output unit 860 outputs the M-bit output values obtained by the dithering processing or the M-bit output values shuffled by the shuffling unit through an output device.
  • a module means, but is not limited to, a software or hardware component, such as a Field Programmable Gate Array (FPGA) or Application Specific Integrated Circuit (ASIC), which performs certain tasks.
  • a module may advantageously be configured to reside on the addressable storage medium and configured to execute on one or more processors.
  • a module may include, by way of example, components, such as software components, object-oriented software components, class components and task components, processes, functions, attributes, procedures, subroutines, segments of program code, drivers, firmware, microcode, circuitry, data, databases, data structures, tables, arrays, and variables.
  • the functionality provided for in the components and modules may be combined into fewer components and modules or further separated into additional components and modules.
  • the components and modules may be implemented such that they are executed on one or more computers in a communication system.
  • a contour or image-quality deterioration when a high grayscale input signal is output as a low grayscale image can be prevented through the pixel modulation of the sub-channels by the dithering method and the shuffling method.
  • a high-quality image can be represented by a low grayscale output signal.

Abstract

Provided is a method and apparatus for modulating sub-channel pixels in a multi grayscale monochrome output apparatus, more particularly, a method and apparatus for modulating sub-channel pixels in a multi grayscale monochrome output apparatus that can represent a high grayscale input image on a low grayscale output apparatus through sub-channel pixel modulation.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This application claims priority from Korean Patent Application No. 10-2006-0072774 filed on Aug. 1, 2006 in the Korean Intellectual Property Office, the disclosure of which is incorporated herein by reference in its entirety.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a method and apparatus to modulate sub-channel pixels in a multi grayscale monochrome output apparatus, and more particularly, to a method and apparatus to modulate sub-channel pixels in a multi grayscale monochrome output apparatus that can represent a high grayscale input image on a low grayscale output apparatus through sub-channel pixel modulation.
2. Description of the Related Art
In order to represent medical images, such as MRI or CT, a monochrome display is required. The monochrome display includes a monochrome display that represents information of one pixel of an image in the display as one pixel, and a monochrome display that represents the one pixel information using sub-channel pixels of R, G, and B with no color filters. In the latter case, the color filters are removed from a color display, and thus a manufacturing process is simple. However, since the number of cases of the one pixel information of the input image to be represented by the sub-channel pixels of R, G, and B with no color filters is large, an appropriate pixel representation method is required.
FIG. 1 shows a change of each sub-channel pixel in a monochrome output apparatus. For example, in the monochrome output apparatus, in order to represent “0”, all the sub-channel pixels become “0”. Further, in order to represent “1”, all the pixels of the first, second, and third channels become “1”. Information between “0” and “1” can be represented by combining the individual sub-channels. Accordingly, excess grayscale levels can be represented by varying pixel information of the sub-channels.
Meanwhile, in a case when a high grayscale input image is represented in a low grayscale output apparatus, when a required color cannot be used, a dithering method that represent a similar color by mixing dots of different grayscale colors may be primarily used. For example, gray having a specific grayscale level may be represented for the entire image according to a ratio of black dots and white dots within a certain plane in a display or a printing apparatus, or pink having various grayscale levels may be represented according to a ratio of red dots and white dots. The dithering method is primarily used to increase reality of an image and allows a rough and uneven outline so as not to meet a person's eye in a low definition output apparatus.
Known technologies using dithering include a random dithering method that adds a random signal generated from a random generator to the least significant bit (LSB) of an input image signal and a screen dithering method that prescribes a mask value for dithering and then adds the mask value to the least significant bit or compares the mask value with the least significant bit so as to determine a weighted value.
In the random dithering method, arithmetic is simple, but an ununiform pattern may occur since noise is added to an input value. Meanwhile, in the screen dithering, since the prescribed mask pattern is added to or compared with the input value, a regular lattice pattern occurs.
As such, when the known method is used, the entire grayscale level is improved, but there is a problem in that deterioration of image quality in an image subjected to dithering, such as stain or regular lattice pattern, occurs.
FIG. 2 shows an example where screen dithering according to the related art is performed.
As shown in FIG. 2, when 10-bit input signals are input for four pixels but 8-bit output signals are output, the input signals cannot be completely represented. For example, referring to FIG. 2, when it is assumed that the 10-bit pixel information is 494, 488, 491, and 485, the 8-bit output information is theoretically 123.50, 122.00, 122.75, and 121.25, respectively, but a part of the 10-bit input signal may be lost since the 8-bit information is obtained by truncating or reducing two bits among the ten bits. For example, when three sub-channels having a low grayscale output value exist, high grayscale input information can be represented by modulating pixel information of the first, second, and third channels.
For example, in the screen dithering method of FIG. 2, the lowest two bits are set as the least significant bits (LSB) of the input image signal. In the invention, the matrix having the least significant bits of each pixel in a pixel region subject to modulation is defined as original patterns of first, second, and third channels. For example, when screen dithering is applied to four pixels, the original patterns of the first, second, and third channels having the two least significant bits become the 2×2 matrixes. When the underlined two least significant bits from the information of each of four pixels shown in FIG. 1 are selected and the selected bits are represented in an order of (1, 1), (1, 2), (2, 1), and (2, 2), a 2×2 matrix of (2, 0, 3, 1) is obtained. In general, binary arithmetic is performed, and the above matrix is represented by (10(2), 00(2), 11(2), 01(2)) in binary. In the specification, however, decimal arithmetic is performed. In addition, in the detailed description of the invention, the 2×2 matrix is basically represented in an order of (1, 1), (1, 2), (2, 1), and (2, 2).
As described above, a single input signal having an initial input value of 10 bits is divided in to the first, second, and third sub-channels. Accordingly, by selecting the individual two least significant bits, the 2×2 matrixes serving as the original patterns of the first, second, and third channels respectively become the 2×2 matrixes of (2, 0, 3, 1).
In case of screen dithering, dithering can be performed by applying a prescribed mask pattern. For example, the first channel mask pattern becomes a 2×2 matrix of (0.5, 1.5, 2.5, 3.5) in an order of (1, 1), (1, 2), (2, 1), and (2, 2). Similarly, the second channel mask pattern becomes a 2×2 matrix of (3.5, 2.5, 0.5, 1.5), and the third channel mask pattern becomes a 2×2 matrix of (1.5, 2.5, 3.5, 0.5). The values of the mask patterns for screen dithering can be arbitrarily defined, and thus values different from the above-described values may be used as the values of the mask patterns.
Then, the first channel original pattern and the first channel mask pattern are compared with each other. As the comparison result, when the value of the original pattern is larger than the value of the mask pattern, a weighted value “+1” is determined and, when the value of the original pattern is smaller than the value of the mask pattern, a weighted value “0” is determined. Accordingly, from the comparison result of the original pattern and the mask pattern, a 2×2 weighted pattern of (+1, 0, +1, 0) is obtained.
Similarly, when second mask pattern and third mask pattern are applied to the second channel and the third channel, respectively, a weighted pattern of the second channel becomes a 2×2 matrix of (0, 0, +1, 0), and a weighted pattern of the third channel becomes a 2×2 matrix of (+1, 0, 0, +1).
Accordingly, the pixel values of each sub-channel can be modulated by adding the 2×2 matrix serving as the weighted pattern of each channel to the higher-order 8 bits. For example, as shown in FIG. 2, for the information of the four pixels as the input signal, the weighted values of each channel are added to the higher-order 8 bits among the original 10 bits, and thus the final pixel values of each channel are determined. As for the first channel among the sub-channels, since the values of the higher-order 8 bits from the input values of the four pixels are (123, 122, 122, 121), and the weighted values are (+1, 0, +1, 0), (124, 122, 123, 121) is obtained by adding the two 2×2 matrixes.
Similarly, if screen dithering is applied to the second channel and the third channel, the 8-bit output values of the second channel become (123, 122, 123, 121), and the 8-bit output values of the third channel become (124, 122, 122, 122).
Accordingly, when the 10-bit input values are given for the four pixels and the 8-bit output values are output, the average values of the output values of the four pixels in the first, second, and third sub-channels are (123.66, 122, 122.66, 121.33). Therefore, it is possible to approximate the 10-bit input values to theoretical 8-bit values (123.50, 122, 122.75, 121.25).
That is, even though the 8-bit values are output as output information, the 10-bit input values can be approximately represented by averaging the 8-bit output values of the first, second, and third sub-channels. Specifically, when high grayscale input information is output at a low grayscale level, grayscale characteristics can be improved by processing the output information of a plurality of sub-channels having low grayscale levels using the mask. Therefore, the loss of the information due to low grayscale output is compensated through pixel modulation of the sub-channels, thereby representing high grayscale information.
However, when the screen dithering method is applied, the same 2×2 pattern is repeated, and the output may have the same repeated pattern. Accordingly, a regular pattern may occur.
SUMMARY OF THE INVENTION
Additional aspects and/or advantages of the invention will be set forth in part in the description which follows and, in part, will be apparent from the description, or may be learned by practice of the invention.
The invention has been finalized in consideration of the above problems, and it is an object of the invention to output a high-quality image by modulating low grayscale sub-channel pixels when a high grayscale monochrome image is represented on a low grayscale monochrome output apparatus.
According to an aspect of the invention, there is provided a method of modulating sub-channel pixels in a multi grayscale monochrome output apparatus that represents a high grayscale (M+K)-bit (where M and K are an integer of 1 or more) monochrome input image through low grayscale M-bit sub-channels, the method including generating a plurality of mask patterns, selecting mask patterns for a plurality of sub-channels from the plurality of generated mask patterns, determining weighted values using the values of the selected mask patterns and data of K least significant bits of the input image, and calculating M-bit data of the plurality of sub-channels on the basis of the weighted values.
According to another aspect of the invention, there is provided an apparatus to modulate sub-channel pixels in a multi grayscale monochrome output apparatus that represents a high grayscale (M+K)-bit (where M and K are an integer of 1 or more) monochrome input image through low grayscale M-bit sub-channels, the apparatus including a mask pattern generation unit generating a plurality of mask patterns, a mask pattern selection unit selecting mask patterns for a plurality of sub-channels from the plurality of generated mask patterns, a dithering arithmetic unit determining weighted values using the values of the selected mask pattern and data of K least significant bits (LSB) of the input image, and a low grayscale calculation unit calculating M-bit data the plurality of sub-channels on the basis of the weighted values.
BRIEF DESCRIPTION OF THE DRAWINGS
These and/or other aspects and advantages of the invention will become-apparent and more readily appreciated from the following description of the embodiments, taken in conjunction with the accompanying drawings of which:
FIG. 1 is a diagram showing a change of each sub-channel pixel in a monochrome output apparatus;
FIG. 2 is a diagram showing an example where screen dithering according to the related art is performed;
FIG. 3 is a flowchart showing a method of modulating sub-pixels in a multi grayscale monochrome according to an embodiment of the invention;
FIG. 4 is a diagram showing a process of selecting mask patterns for sub-channels when the number of sub-channels is 3 in a mask pattern of a 2×2 matrix;
FIG. 5 is a diagram showing the result of dithering arithmetic for four input pixels according to an embodiment of the invention;
FIG. 6 is a diagram showing the result of shuffling after the dithering arithmetic according to an embodiment of the invention;
FIG. 7A is a diagram showing the result when pixel modulation of sub-channels is not performed;
FIG. 7B is a diagram showing the result when the pixel modulation of the sub-channels is performed according to an embodiment of the invention; and
FIG. 8 is a block diagram of an apparatus to modulate sub-pixels in a multi grayscale monochrome output apparatus according to an embodiment of the invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Advantages and features of the invention and methods of accomplishing the same may be understood more readily by reference to the following detailed description of preferred embodiments and the accompanying drawings. The invention may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete and will fully convey the concept of the invention to those skilled in the art, and the invention will only be defined by the appended claims. Like reference numerals refer to like elements throughout the specification.
Hereinafter, an exemplary embodiment of the invention will be described in detail with reference to the accompanying drawings.
FIG. 3 is a flowchart showing a method of modulating sub-pixels in a multi grayscale monochrome according to an embodiment of the invention.
A method of modulating sub-pixels in a multi grayscale monochrome output apparatus according to an embodiment of the invention includes a operation of inputting a (M+K)-bit image (Operation S300), generating a plurality of mask patterns (Operation S310), selecting mask patterns (Operation S320), determining weighted values by dithering arithmetic (Operation S330), shuffling operation (Operation S350), and outputting an M-bit image (Operation S360).
As for pixels of an input image, (M+K)-bit high grayscale information is input (Operation S300). In contrast, upon the output of image information, M-bit low grayscale data for each pixel is output. M and K are an integer of 1 or more.
Accordingly, when the input image information is output at a low grayscale level, a method of modulating sub-channel pixels described below is applied. As the modulation method, a dithering method that applies mask patterns for the least significant bits of two or more sub-channels is used. The number of sub-channels may be two or more. In the detailed description, three sub-channels are illustrated.
First, the size of the mask pattern is determined. The size of the mask pattern is determined by the least significant bits (LSB). For example, when the LSB is 2 bits, a 2×2 matrix having 22, that is, four elements, is determined, and, when the LSB is K bits, an N×N matrix having 2K, that is, K elements, is determined. Accordingly, the number of pixels subject to the sub-channel pixel modulation method can be determined according to the size of the mask pattern. Accordingly, an image processing can be performed on a plurality of pixels, for example, 2×2, 4×4, 6×6, or 8×8 pixels according to the size of the mask pattern.
For example, when each mask pattern is determined by a 2×2 matrix, as shown in FIG. 4, the mask patterns may be a plurality of 2×2 matrixes having values of 0, 1, 2, and 3. For example, among a plurality of matrixes, such as a plurality of 2×2 matrixes having values of 0, 1, 2, and 3, four 2×2 matrixes are (1, 2, 3, 0), (3, 1, 0, 2), (0, 3, 2, 1), and (2, 0, 1, 3), respectively, in an order of (1, 1), (1, 2), (2, 1), and (2, 2). The four matrixes are just an example, and various 2×2 matrixes having values of 0, 1, 2, and 3 and different orders and positions may be used.
Then, when four 2×2 matrixes in Equation 1 are set as seed masks, using the seed masks and Equation 2, the mask patterns can be expanded to 2×2, 4×4, 6×6, or 8×8 matrix.
Equation 1 I 2 K = { [ 1 2 3 0 ] , [ 3 1 0 2 ] , [ 0 3 2 1 ] , [ 2 0 1 3 ] } Equation 2 I 2 n = { [ 4 I n K + 1 4 I n K + 2 4 I n K + 3 4 I n K ] , [ 4 I n K + 3 4 I n K + 1 4 I n K 4 I n K + 2 ] , [ 4 I n K 4 I n K + 3 4 I n K + 2 4 I n K + 1 ] , [ 4 I n K + 2 4 I n K 4 I n K + 1 4 I n K + 3 ] }
Here, K is the number of least significant bits to be processed when the high grayscale input information is converted into low grayscale levels, and N is the number of rows or columns in the matrix of each of the mask patterns.
Accordingly, when the 2×2 matrix is used as the mask pattern, like Equation 1, four mask patterns can be generated. Then, according to an embodiment of the invention, a sub-channel mask pattern among the four mask patterns is selected. Specifically, the mask patterns are generated, and the sub-channel mask pattern is arbitrarily selected among the generated mask patterns.
A description will be given for a case where the size of the mask pattern corresponds to a 2×2 matrix. However, when the number of the least significant bits is K, as the mask pattern, a plurality of mask patterns having elements of integers ranging 0 to 2K−1 can be generated.
For example, when the pixel information of the input image corresponds to 10 bits, and the pixel information of the output image corresponds to 8 bits, K becomes 2, and the size of the mask pattern becomes the 2×2 matrix. Then, when the size of the mask pattern is the 2×2 matrix and the elements of the mask pattern matrix are 0, 1, 2, and 3, as shown FIG. 4, four mask patterns can be generated. For example, if the number of sub-channels is three, the mask patterns are selected as follows.
One among the generated four mask patterns is arbitrarily selected as a first channel mask pattern. To this end, if one of integer numbers of 0 to 3 generated by a random number generator is generated, a 2×2 matrix that starts with the corresponding integer number or is assigned with the corresponding integer number is selected as the first channel mask pattern.
The first channel mask pattern is obtained using a matrix of a second channel mask pattern. For example, as the first channel mask pattern, a matrix pattern having a first element of the second channel mask pattern as an element (N, N) is selected. The element (2, 2) in the first channel mask pattern of the 2×2 matrix corresponds to the element (1, 1) of the second channel mask pattern.
Alternatively, the second channel mask pattern may be obtained by inverting one among the elements of the first channel mask pattern. For example, the element (1, 1) of first channel mask pattern is converted to another integer number through the inversion, a mask pattern that has the inverted integer number as the element (1, 1) is selected as the second channel mask pattern. Specifically, when the integer number at the element (1, 1) is 11(2) in binary (3 in decimal), the value of 00(2) (0 in decimal) is obtained through the inversion, and the second channel mask pattern having 00(2) as the element (1, 1) is selected.
As the third channel mask pattern, a mask pattern different from the first channel mask pattern or the second channel mask pattern is selected. For example, in the third channel, a matrix that has the element (1, N) of the first channel mask pattern as the element (1, 1) is selected.
Further, the third channel mask pattern may be selected by various methods. For example, a mask pattern that starts with the first element (1, 1) in a matrix obtained by rotating the first channel mask pattern in a clockwise direction or a counterclockwise direction or a mask pattern that starts with the integer number of the first element in a matrix obtained by rotating the second channel mask pattern in a clockwise direction or a counterclockwise direction may be selected.
Synthetically, the size of the mask pattern is determined by K that is the number of the least significant bits, and various mask patterns can be generated according to the determined size of the mask pattern. Among the generated mask patterns, the individual mask patterns are selected according to the number of sub-channels.
Accordingly, the mask patterns for the individual sub-channels may be selected among the mask patterns generated by an arbitrary random number generator, or elements among the elements of each of the mask patterns by the number of sub-channels may be selected and the mask patterns having the corresponding elements as the first elements may be selected. As such, various methods of selecting the mask patterns may be used. In addition, selection methods that can be substituted or changed by those skilled in the art may be included.
FIG. 4 shows a process of selecting a sub-channel mask pattern when the number of sub-channels is three in a mask pattern of a 2×2 matrix.
First, a plurality of mask patterns of 2×2 matrixes having 0, 1, 2, and 3 as the elements are generated. Referring to FIG. 4, one of the generated four mask patterns is arbitrarily selected and determined as the first channel mask pattern.
For example, as shown in FIG. 4, among the generated four mask patterns, a 2×2 matrix of (1, 2, 3, 0) is selected as the first channel mask pattern.
Then, as the second channel mask pattern, a mask pattern that starts with the integer value 0 of the element (2, 2) by substituting the element (N, N) for the element (1, 1), that is, a matrix (0, 3, 2, 1) is selected.
As the third channel mask pattern, a mask pattern that starts with 2 as the element corresponding to the element (1, N), that is, a matrix (2, 0, 1, 3) is selected.
After the mask patterns for the individual sub-channels are selected, the dithering arithmetic is performed on the original patterns and the mask patterns of the individual sub-channels (Operation S330). With the dithering arithmetic, the weighted values that are reflected in the pixel values of the individual sub-channels are obtained (Operation S330).
With the dithering arithmetic, the mask patterns of the individual sub-channels and the original patterns having the K least significant bits (LSB) of the individual pixels are added or compared with each other, thereby obtaining the weighted values. In case of the addition arithmetic, if the sum of the original pattern and the mask pattern is larger than the critical value, the weighted value becomes 1 and, if the sum is smaller than the critical value, the weighted value becomes 0. In case of the comparison arithmetic, the value of the mask pattern and the value of the original pattern are compared with each other. Then, if the value of the original pattern is larger than the value of the mask pattern, the weighted value becomes 1 and, if the value of the original pattern is smaller than the value of the mask pattern, the weighted value becomes 0.
FIG. 5 shows the result of the dithering arithmetic for four input pixels according to an embodiment of the invention.
For example, as shown FIG. 5, 10 bits are respectively input for the four pixels. Meanwhile, when 8 bits are output in the output apparatus, the lowest two bits become the least significant bits (LSB). Accordingly, dithering is performed while truncating the two least significant bits. In this case, the number of sub-channels is three.
The original patterns are formed by truncating the least significant bits. In FIG. 5, for the four pixels, the two significant bits are truncated, and the 2×2 matrix of (2, 0, 3, 1) is determined as the original patterns.
First, the first channel mask pattern selected in FIG. 4 is added to the first channel original pattern. If the sum is equal to or more than 4 as a critical value, a weighted value +1 is obtained and, if the sum is less than 4, a weighted value 0 is obtained, that is, no weighted value is obtained. As the critical value, in general, when the number of the least significant bits is K, an integer number of 2K is selected. Alternatively, a predetermined value may be defined as a critical value.
The dithering arithmetic in FIG. 5 will now be described. The first channel original pattern is (2, 0, 3, 1), and the first channel mask pattern is (1, 2, 3, 0). Then, the sum of the two matrixes is (3, 2, 6, 1). As for the values, if the value is 4 or more, the weighted value is +1 and, if the value is less than 4, the weighted value is 0. Accordingly, a 2×2 weighted pattern obtained by the dithering arithmetic is (0, 0, +1, 0). Next, data of the original pixel, from which the least significant bits are truncated, and the weighted pattern are added so as to calculate the final values of the first channel for the four pixels. Next, the data (123, 122, 122, 121) of the original pixel for the first channel, from which the least significant bits are truncated, and the 2×2 matrix (0, 0, +1, 0) obtained by the dithering arithmetic are added, such that (123, 122, 123, 121) is obtained as first channel output data by the dithering arithmetic.
Similarly, in the dithering arithmetic for the second channel and the third channel, low grayscale pixel data is obtained in the same manner. For example, as shown in FIG. 5, the second channel original pattern is (2, 0, 3, 1), and the second channel mask pattern is (0, 3, 2, 1). These patterns are added by the dithering arithmetic, such that (2, 3, 5, 2) is output. Next, if the weighted value +1 is assigned for the value equal to or more than the critical value 4, a weighted pattern (0, 0, +1, 0) is obtained. Next, the data (123, 122, 122, 121) of the original pixel for the second channel, from which the least significant bits are truncated, and the weighted pattern (0, 0, +1, 0) are added, such that (123, 122, 123, 121) is obtained as second channel output data by the dithering arithmetic.
Similarly, if the dithering arithmetic is performed for the third channel, (124, 122, 123, 122) is obtained as third channel output data.
As such, by performing the dithering arithmetic on plurality of sub-channels for the four pixels, low grayscale output values of the sub-channels for the individual pixels are obtained. The average values of the sub-channel output values in FIG. 5 are (122.33, 122, 123, 121.33) for the four pixels. From this, it can be seen that the output values approximate the original 10-bit input values (123.50, 122, 122.75, 121.25).
After the weighted values obtained by the dithering arithmetic are reflected in the output values of the individual sub-channels, a shuffling operation may be provided (Operation S350). The shuffling operation may be applied when the output values of the individual sub-channels are the same after the dithering arithmetic (Operation S340).
FIG. 6 shows the result of shuffling after the dithering arithmetic according to an embodiment of the invention.
For example, dithering arithmetic may be performed in order to output 8-bit output signals for four 10-bit input pixels (Operation S330). However, when the value of the least significant bit of data in the 10-bit input pixels is 0 (zero) or very small, the output values of the individual sub-channels may be the same by the dithering arithmetic (Operation S340).
For example, in FIG. 6, before the dithering processing, when the value of the least significant bit is 0 (zero) or 1, the dithering arithmetic may be performed by the mask patterns for the plurality of sub-channels. As shown in FIG. 6, when the number of sub-channels is 3, a 2×2 weighted pattern obtained by the dithering arithmetic for the first channel is (0, 0, 0, 0), a weighted pattern for the second channel is (0, +1, 0, 0), and a weighted pattern for the third channel is (0, 0, 0, +1).
Therefore, the first channel value by the dithering arithmetic is (122, 122, 122, 122), the second channel value by the dithering arithmetic is (122, 123, 122, 122), and the third channel value by the dithering arithmetic is (122, 122, 122, 123). Accordingly, the pixel values of the plurality of sub-channels corresponding to the element (1, 1) and (2, 1) are the same.
As for the pixels corresponding to the elements (1, 1) and (2, 1), even though the dithering arithmetic is performed, there is no change in value by dithering. Accordingly, these regions with no change are distinguished from other regions, in which the values of the sub-channels are modulated by dithering, which causes a contour phenomenon. In order to prevent this phenomenon, the following shuffling operation is introduced in order to obtain an effect as if the values of the sub-channels are modulated for all the pixels.
The shuffling may be applied when the output data values of the plurality of sub-channels by the dithering arithmetic are the same (Operation S340). The pixel values of the sub-channels output after the dithering arithmetic are compared with one another, and if the pixel values are the same, the shuffling operation is applied (Operation S350).
In the shuffling operation, two sub-channels among the plurality of sub-channels corresponding to one pixel are selected, 1 is added to the value of one channel, and 1 is subtracted from the other channel. Alternatively, a predetermined number may be added to the value of one of the two sub-channels, and the predetermined number is subtracted from the value of the other channel. Next, the values of the sub-channel are collectively added, such that the same value as that before the shuffling operation is obtained.
The two sub-channels may be selected by a random generator that generates a random number. For example, as shown in FIG. 6, when the number of sub-channels is three, for the first pixel, the shuffling operation may be applied to the first and third channels. That is, +1 is added to an R channel, and −1 is added to a B channel. Simultaneously, for the third pixel, when the first and second channels are selected by the random generator, 1 is added to the first channel, and −1 is added to the second channel.
After the shuffling operation, the pixel values of the individual sub-channels are output in forms of M bits. As for the pixels that do not need to be subject to the shuffling operation, the pixel values of the individual sub-channels obtained by the dithering arithmetic are output in forms of M bits.
FIG. 7A shows the result when pixel modulation of the sub-channels is not performed, and FIG. 7B shows the result when pixel modulation of the sub-channels is performed according to an embodiment of the invention.
As shown in FIG. 7A, the lowest four bits of each of three sub-channels in an 8-bit monochrome input signal are truncated. When an output device outputs 4 bits, the four least significant bits are truncated and discarded, and it can be seen that a contour phenomenon occurs in the image, and quality of the image is degraded.
For comparison with the result of FIG. 7A, FIG. 7B shows the result when the pixel values of the sub-channels are modulated by the dithering arithmetic and the shuffling operation. Like FIG. 7A, the four least significant bits are truncated, but the pixel values of the individual sub-channels are modulated according to the above-described embodiment of the invention. Then, it can be seen that the contour phenomenon and deterioration of image quality, such as stains or the like, in FIG. 7A can be markedly reduced, and a change in image quality is natural and smooth.
FIG. 8 is a block diagram of an apparatus to modulate sub-pixels in a multi grayscale monochrome output apparatus according to an embodiment of the invention.
An apparatus to modulate sub-pixels in a multi grayscale monochrome output apparatus according to an embodiment of the invention includes an input unit 800, a mask pattern generation unit 810, a mask pattern selection unit 820, a dithering arithmetic unit 830, a low grayscale calculation unit 840, a shuffling unit 850, and an output unit 860.
The input unit 800 receives pixel information of a monochrome image. The input unit may receive information of a high grayscale (M+K)-bit monochrome image.
The mask pattern generation unit 810 generates the mask patterns. If the size of the mask pattern is determined, the elements of the mask pattern are determined, and the mask pattern generation unit generates the mask pattern accordingly. For example, when the 10-bit input signal is displayed on an 8-bit output apparatus, the number of the least significant bits is 2, and thus the elements of the mask pattern have an integer number ranging from 0 to 22−1. Then, a plurality of mask patterns is generated by combining the elements.
When the input pixel is M+K bits, and the output pixel is M bits, the mask-patterns may be generated such that the dithering arithmetic are preformed by K as the number of the least significant bits. After the seed mask pattern is generated, a plurality of patterns is generated using the above-described Equation 2.
The mask pattern selection unit 820 selects the mask patterns for the individual sub-channels among the plurality of generated mask patterns. The mask patterns for the individual sub-channels may be arbitrarily selected from the plurality of generated mask patterns.
For example, when the number of sub-channels is three, three different mask patterns are arbitrarily selected among the plurality of mask patterns as the mask patterns for the individual sub-channels. Alternatively, the first channel mask pattern may be selected on the basis of a number generated by the random number generator, and the mask patterns having the values of other elements than the element (1, 1) of the first channel mask pattern as the element (1, 1) are selected for the second and third channels. For example, the second channel mask pattern may have the element (N, N) of the first channel mask pattern as the element (1, 1), and the third channel mask pattern may have the element (1, N) of the first channel mask pattern as the element (1, 1).
The dithering arithmetic unit 830 generates a weighted value having the weighted value 1 if the sum of the original pattern of each sub-channel and the sub-channel mask pattern is equal to or more than the critical value, and having the weighted value 0 if the sum is less than the critical value. Simultaneously, the dithering arithmetic unit 830 may compare the original pattern and the mask pattern so as to obtain the weighted pattern.
The low grayscale calculation unit 840 adds the weighted values to the M-bit input values obtained by truncating K bits from the (M+K)-bit original input values, thereby obtaining the M-bit output values. The M-bit output values may be obtained from R, G, and B channels serving as the sub-channels.
The shuffling unit 850 modulates the values of the individual sub-channels by a predetermined value when the M-bit sub-channel output values calculated by the low grayscale calculation unit 840 are the same. For example, when the 8-bit output values of the individual sub-channels calculated by the low grayscale calculation unit 840 are the same as 122, the shuffling unit selects two sub-channels among the sub-channels, adds +1 to on channel, and adds −1 to the other channel. Therefore, while the output values keep the average values, the values of the sub-channels vary, and thus a contour in an image can be eliminated.
The output unit 860 outputs the M-bit output values obtained by the dithering processing or the M-bit output values shuffled by the shuffling unit through an output device.
The term “unit”, as used herein, that is, “module” or “table” means, but is not limited to, a software or hardware component, such as a Field Programmable Gate Array (FPGA) or Application Specific Integrated Circuit (ASIC), which performs certain tasks. A module may advantageously be configured to reside on the addressable storage medium and configured to execute on one or more processors. Thus, a module may include, by way of example, components, such as software components, object-oriented software components, class components and task components, processes, functions, attributes, procedures, subroutines, segments of program code, drivers, firmware, microcode, circuitry, data, databases, data structures, tables, arrays, and variables. The functionality provided for in the components and modules may be combined into fewer components and modules or further separated into additional components and modules. In addition, the components and modules may be implemented such that they are executed on one or more computers in a communication system.
Although the invention has been described in connection with the exemplary embodiments of the invention, it will be apparent to those skilled in the art that various modifications and changes may be made thereto without departing from the scope and spirit of the invention. Therefore, it should be understood that the above embodiments are not limitative, but illustrative in all aspects.
According to an embodiment of the invention, the following effects can be obtained.
First, a contour or image-quality deterioration when a high grayscale input signal is output as a low grayscale image can be prevented through the pixel modulation of the sub-channels by the dithering method and the shuffling method.
Second, with the pixel modulation of the sub-channels, a high-quality image can be represented by a low grayscale output signal.
Third, since the shuffling operation is provided, a contour that is not processed by dithering can be eliminated.
Effects of the invention are not limited to those mentioned above, and other effects of the invention will be apparently understood by those skilled in the art through the following description.

Claims (18)

1. A method of modulating sub-channel pixels in a multi grayscale monochrome output apparatus that represents a high grayscale (M+K)-bit monochrome input image through low grayscale M-bit sub-channels, M and K being integers greater than or equal to 1, the method comprising:
generating a plurality of mask patterns;
selecting mask patterns for a plurality of sub-channels from the plurality of generated mask patterns;
determining weighted values using the values of the selected mask patterns and data of K least significant bits of the input image; and
calculating M-bit data of the plurality of sub-channels on the basis of the weighted values,
wherein when the M-bit data of the plurality of sub-channels calculated in the calculating of the M-bit data are the same, the method further comprises:
selecting two channels among the channels; and
adding a predetermined positive number to the value of one channel, and subtracting a predetermined positive number from the value of the other channel.
2. The method of claim 1, wherein the generating of the plurality of mask patterns comprises generating the mask patterns having integer values ranging from 0 to 2K−1.
3. The method of claim 1, wherein the selecting of the mask patterns comprises selecting the mask patterns for the plurality of sub-channels among the plurality of mask patterns generated in the generating.
4. The method of claim 1, wherein when the number of the plurality of sub-channels is three, in the selecting of the mask patterns:
a first channel mask pattern is selected by a random number generator,
a mask pattern that is obtained by substituting the value of an element (N, N) of the first channel mask pattern having a N×N size with (1, 1) is selected as a second channel mask pattern, and
a mask pattern that is obtained by substituting the value of an element (1, N) of the first channel mask pattern with (1, 1) is selected as a third channel mask pattern.
5. The method of claim 1, wherein the determining of the weighted values comprises assigning a weighted value 1 if the sum of each of the selected mask patterns and the K least significant bits (LSB) of the input image is equal to or more than a critical value and assigning a weighted value 0 if the sum is less than the critical value.
6. The method of claim 1, wherein the determining of the weighted values comprises assigning a weighted value 1 if the sum of each of the selected mask patterns and the K least significant bits (LSB) of the input image is equal to or more than the value of the corresponding mask pattern and assigning a weighted value 0 if the sum is less than the value of the corresponding mask pattern.
7. The method of claim 1, further comprising outputting an image having pixels, each pixel having M-bit data.
8. The method of claim 1, further comprising receiving an image having pixels, each pixel having (M+K)-bit data.
9. The method of claim 1, wherein when the M-bit data of the individual channels calculated in the calculating of the M-bit data are the same, the method further comprises:
selecting two channels among the channels; and
adding 1 to the value of one channel, and subtracting 1 from the value of the other channel.
10. An apparatus for modulating sub-channel pixels in a multi grayscale monochrome output apparatus that represents a high grayscale (M+K)-bit monochrome input image through low grayscale M-bit sub-channels, M and K being integers greater than or equal to 1, the apparatus comprising:
a mask pattern generation unit generating a plurality of mask patterns;
a mask pattern selection unit selecting mask patterns for a plurality of sub-channels from the plurality of generated mask patterns;
a dithering arithmetic unit determining weighted values using the values of the selected mask pattern and data of K least significant bits (LSB) of the input image;
a low grayscale calculation unit calculating M-bit data the plurality of sub-channels on the basis of the weighted values; and
a shuffling unit selecting two channels among the channels when the M-bit data of the plurality of sub-channels calculated by the low grayscale calculation unit are the same, and adding a predetermined positive number to the value of one channel and subtracting a predetermined positive number from the value of the other channel.
11. The apparatus of claim 10, wherein the mask pattern generation unit generates the mask patterns having integer values ranging from 0 to 2K−1.
12. The apparatus of claim 10, wherein the mask pattern selection unit selects the mask patterns for the plurality of sub-channels among the plurality of mask patterns generated by the mask pattern generation unit.
13. The apparatus of claim 10, wherein when the number of the plurality of sub-channels is three, the mask pattern selection unit:
arbitrarily selects a first channel mask pattern by a random number generator,
selects, as a second channel mask pattern, a mask pattern that is obtained by substituting the value of an element (N, N) of the first channel mask pattern having a N×N size with (1, 1), and
selects, as a third channel mask pattern, a mask pattern that is obtained by substituting the value of an element (1, N) of the first channel mask pattern with (1, 1).
14. The apparatus of claim 10, wherein the dithering arithmetic unit assigns a weighted value 1 if the sum of each of the selected mask patterns and the K least significant bits (LSB) of the input image is equal to or more than a critical value and assigns a weighted value 0 if the sum is less than the critical value.
15. The apparatus of claim 10, wherein the dithering arithmetic unit assigns a weighted value 1 if the sum of each of the selected mask patterns and the K least significant bits (LSB) of the input image is equal to or more than the value of the corresponding mask pattern and assigns a weighted value 0 if the sum is less than the value of the corresponding mask pattern.
16. The apparatus of claim 10, further comprising an output unit outputting an image having pixels, each pixel having M-bit data.
17. The apparatus of claim 10, further comprising: an input unit receiving an image having pixels, each pixel having (M+K)-bit data.
18. The apparatus of claim 10, further comprising a shuffling unit selecting two channels among the channels when the M-bit data of the individual channels calculated in the calculating of the M-bit data are the same, and adding 1 to the value of one channel, and subtracting 1 from the value of the other channel.
US11/822,846 2006-08-01 2007-07-10 Method and apparatus for modulating sub-channel pixel in multi grayscale monochrome output apparatus Active 2030-08-30 US8050517B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020060072774A KR100809348B1 (en) 2006-08-01 2006-08-01 Method and apparatus for modulating sub-pixel in grayscale display
KR10-2006-0072774 2006-08-01

Publications (2)

Publication Number Publication Date
US20080031530A1 US20080031530A1 (en) 2008-02-07
US8050517B2 true US8050517B2 (en) 2011-11-01

Family

ID=39029238

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/822,846 Active 2030-08-30 US8050517B2 (en) 2006-08-01 2007-07-10 Method and apparatus for modulating sub-channel pixel in multi grayscale monochrome output apparatus

Country Status (2)

Country Link
US (1) US8050517B2 (en)
KR (1) KR100809348B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110141365A1 (en) * 2009-12-10 2011-06-16 Samsung Electronics Co., Ltd. Method for displaying video signal dithered by related masks and video display apparatus applying the same

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100916904B1 (en) * 2008-04-29 2009-09-09 삼성모바일디스플레이주식회사 Flat panel display and driving method thereof

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4860373A (en) * 1986-03-31 1989-08-22 General Electric Company Location dependent signal processor
US5455600A (en) * 1992-12-23 1995-10-03 Microsoft Corporation Method and apparatus for mapping colors in an image through dithering and diffusion
US5469190A (en) * 1991-12-23 1995-11-21 Apple Computer, Inc. Apparatus for converting twenty-four bit color to fifteen bit color in a computer output display system
US5477305A (en) * 1990-12-04 1995-12-19 Research Corporation Technologies Method and apparatus for halftone rendering of a gray scale image using a blue noise mask
US5673065A (en) * 1995-12-29 1997-09-30 Intel Corporation Color reduction and conversion using an ordinal lookup table
US5825940A (en) * 1995-01-23 1998-10-20 Canon Kabushiki Kaisha Image processing method and apparatus for binary-coding multivalue image data
JP2000188702A (en) 1998-10-12 2000-07-04 Victor Co Of Japan Ltd Video signal processing circuit for matrix type display device
JP2004138783A (en) 2002-10-17 2004-05-13 Matsushita Electric Ind Co Ltd Image display
US6809740B1 (en) * 2000-07-26 2004-10-26 Lexmark International, Inc. Dithered quantization using neighborhood mask array to approximate interpolate
US6853468B2 (en) * 1999-08-24 2005-02-08 Hewlett-Packard Development Company, L.P. Reducing quantization errors in imaging systems
KR20050055459A (en) 2003-12-08 2005-06-13 엘지전자 주식회사 Method and apparatus of driving plasma display panel
KR20060021712A (en) 2004-09-03 2006-03-08 엘지전자 주식회사 Image processing apparatus for dither noise decrease of plasma display panel and method thereof
US7492482B2 (en) * 2003-12-25 2009-02-17 Konica Minolta Holdings, Inc. Image processing apparatus, image processing method and image processing program
US7609277B2 (en) * 2006-05-31 2009-10-27 Texas Instruments Incorporated Method and apparatus for spatial and temporal dithering

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3290716B2 (en) * 1992-10-13 2002-06-10 株式会社リコー Multi-tone processing device
KR100354742B1 (en) * 1998-10-23 2003-01-24 삼성전자 주식회사 Image data processing device
WO2002039381A2 (en) 2000-11-13 2002-05-16 Koninklijke Philips Electronics N.V. A dither method and device for an image display
KR100501299B1 (en) * 2002-05-07 2005-07-18 주식회사 대우일렉트로닉스 Apparatus for dithering by using random dither pattern
KR100718081B1 (en) * 2005-04-18 2007-05-16 삼성전자주식회사 Apparatus for removing flat region with false contour and method thereof

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4860373A (en) * 1986-03-31 1989-08-22 General Electric Company Location dependent signal processor
US5477305A (en) * 1990-12-04 1995-12-19 Research Corporation Technologies Method and apparatus for halftone rendering of a gray scale image using a blue noise mask
US5469190A (en) * 1991-12-23 1995-11-21 Apple Computer, Inc. Apparatus for converting twenty-four bit color to fifteen bit color in a computer output display system
US5455600A (en) * 1992-12-23 1995-10-03 Microsoft Corporation Method and apparatus for mapping colors in an image through dithering and diffusion
US5825940A (en) * 1995-01-23 1998-10-20 Canon Kabushiki Kaisha Image processing method and apparatus for binary-coding multivalue image data
US5673065A (en) * 1995-12-29 1997-09-30 Intel Corporation Color reduction and conversion using an ordinal lookup table
JP2000188702A (en) 1998-10-12 2000-07-04 Victor Co Of Japan Ltd Video signal processing circuit for matrix type display device
US6853468B2 (en) * 1999-08-24 2005-02-08 Hewlett-Packard Development Company, L.P. Reducing quantization errors in imaging systems
US6809740B1 (en) * 2000-07-26 2004-10-26 Lexmark International, Inc. Dithered quantization using neighborhood mask array to approximate interpolate
US7126611B1 (en) * 2000-07-26 2006-10-24 Lexmark International, Inc. Dithered quantization using neighborhood mask array to approximate interpolate
JP2004138783A (en) 2002-10-17 2004-05-13 Matsushita Electric Ind Co Ltd Image display
KR20050055459A (en) 2003-12-08 2005-06-13 엘지전자 주식회사 Method and apparatus of driving plasma display panel
US7492482B2 (en) * 2003-12-25 2009-02-17 Konica Minolta Holdings, Inc. Image processing apparatus, image processing method and image processing program
KR20060021712A (en) 2004-09-03 2006-03-08 엘지전자 주식회사 Image processing apparatus for dither noise decrease of plasma display panel and method thereof
US7609277B2 (en) * 2006-05-31 2009-10-27 Texas Instruments Incorporated Method and apparatus for spatial and temporal dithering

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
V. Misic, P. Anderson, "Algebraic Masks for color halftoning" Proc. of SPIE, vol. 566, pp. 441-448, 2005. *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110141365A1 (en) * 2009-12-10 2011-06-16 Samsung Electronics Co., Ltd. Method for displaying video signal dithered by related masks and video display apparatus applying the same
US8786627B2 (en) * 2009-12-10 2014-07-22 Samsung Electronics Co., Ltd. Method for displaying video signal dithered by related masks and video display apparatus applying the same

Also Published As

Publication number Publication date
US20080031530A1 (en) 2008-02-07
KR100809348B1 (en) 2008-03-05
KR20080011967A (en) 2008-02-11

Similar Documents

Publication Publication Date Title
US5734369A (en) Method and apparatus for dithering images in a digital display system
KR101121131B1 (en) Rapid image rendering on dual-modulator displays
US7663678B2 (en) Gamma correction, image processing method and program, gamma correction circuit, image processing apparatus, and display apparatus
US9313374B2 (en) Method and device to enhance image quality in digital video processing systems using dithering
JPH0981072A (en) Image processor and plasma display panel
KR20060109260A (en) Methods and systems for video processing using super dithering
KR20030093129A (en) Image processing apparatus, image processing method, image display apparatus, and mobile electronic device
US20070024636A1 (en) Apparatus and method for color dithering
KR101378221B1 (en) Dithering method and apparatus processing the same
KR100745979B1 (en) Apparatus and method for dithering for multitoning
KR20060053933A (en) Method and device for processing video data by combining error diffusion and another dithering
JPH10504118A (en) Frame rate control gray scale shading for liquid crystal display panel
CN110036634B (en) Information processing apparatus, image display apparatus, and information processing recording medium
US8050517B2 (en) Method and apparatus for modulating sub-channel pixel in multi grayscale monochrome output apparatus
KR100354742B1 (en) Image data processing device
KR20090116166A (en) Method and apparatus for processing video data for display on plasma display panel
JP3801364B2 (en) Distributed PWM gradation processing apparatus and printer
JP4892804B2 (en) Sequential color display device
US7236269B2 (en) System and method for dithering with reduced memory
JP3288214B2 (en) Gradation display control device
JP2004361885A (en) Method for error diffusion processing of display device
US20050129309A1 (en) Error diffusion method and apparatus using area ratio in CMYKRGBW cube
WO2001093239A1 (en) Number-of-gradation-levels decreasing method, image displaying method, and image display
US11721296B2 (en) Method and apparatus for rendering color images
JP3762933B2 (en) Image processing apparatus and plasma display panel

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, YUN-TAE;PARK, DU-SIK;REEL/FRAME:019591/0563

Effective date: 20070706

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12