|Publication number||US7871870 B2|
|Application number||US 12/703,043|
|Publication date||18 Jan 2011|
|Filing date||9 Feb 2010|
|Priority date||15 Oct 2004|
|Also published as||CA2589432A1, CA2589432C, CN101401210A, CN101401210B, EP1810340A2, US7473943, US7701014, US20060081886, US20090050974, US20100144103, WO2007030126A2, WO2007030126A3, WO2007030126A9|
|Publication number||12703043, 703043, US 7871870 B2, US 7871870B2, US-B2-7871870, US7871870 B2, US7871870B2|
|Inventors||Shahriar Mostarshed, Jian Chen, Francisco A. Leon, Yaoling Pan, Linda T. Romano|
|Original Assignee||Nanosys, Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (48), Non-Patent Citations (5), Referenced by (24), Classifications (29), Legal Events (1)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application is a divisional of U.S. patent application Ser. No. 12/244,573, filed Oct. 2, 2008, which is a divisional of U.S. patent application Ser. No. 11/233,398, filed Sep. 22, 2005, now U.S. Pat. No. 7,473,943, which claims priority to U.S. Provisional Patent Application No. 60/618,762, filed Oct. 15, 2004, which is incorporated herein in its entirety.
1. Field of the Invention
The present invention relates to gating configurations in nanowire-based electronic devices.
2. Background Art
An interest exists in industry in developing low cost electronics, and in particular, in developing low cost, large area electronic devices. Availability of such large area electronic devices could revolutionize a variety of technology areas, ranging from civil to military applications. Example applications for such devices include driving circuitry for active matrix liquid crystal displays (LCDs) and other types of matrix displays, smart libraries, credit cards, radio-frequency identification tags for smart price and inventory tags, security screening/surveillance or highway traffic monitoring systems, large area sensor arrays, and the like.
Accordingly, what is needed are higher performance conductive or semiconductive materials and devices, and methods and systems for producing lower-cost, high performance electronic devices and components.
Furthermore, what is needed are high performance semiconductor devices, such as thin film transistors (TFTs), that can be applied to plastics and other substrates requiring low process temperatures.
Methods, systems, and apparatuses for forming high performance electronic devices are described. For example, methods, systems, and apparatuses for semiconductor devices having improved gate structures are described.
In an aspect of the present invention, an electronic device includes one or more nanowires. A gate contact is positioned along at least a portion of a length of the nanowire(s). A dielectric material layer is between the gate contact and the nanowire(s). A source contact and a drain contact are formed with the nanowire(s). At least a portion of the source contact and/or the drain contact overlaps with the gate contact along the length of the nanowire(s).
In another aspect of the present invention, electronic devices with double gate structures are described. In one aspect, the double gate structure includes a front gate and a back gate structure.
In a further aspect, the double gate structures are asymmetrical.
In a further aspect, electronic devices having a gate structure that encircles a nanowire is described.
In an aspect, an electronic device includes a nanowire having a semiconductor core surrounded by an insulating shell layer. A ring shaped first gate region surrounds the nanowire along a portion of the length of the nanowire. A second gate region is positioned along the length of the nanowire between the nanowire and a supporting substrate. A source contact and a drain contact are coupled to the semiconductor core of the nanowire at respective exposed portions of the semiconductor core.
In further aspects of the present invention, methods for fabricating these electronic devices are described.
According to aspects of the present invention, nanowire, nanorod, nanoparticle, nanoribbon, and nanotube configurations and thin films incorporating improved gate structures enable a variety of new capabilities. In aspects, these include: moving microelectronics from single crystal substrates to glass and plastic substrates; integrating macroelectronics, microelectronics and nanoelectronics at the device level; and, integrating different semiconductor materials on a single substrate. These aspects of the present invention impact a broad range of existing applications, from flat-panel displays to image sensor arrays, and enable a whole new range of universal flexible, wearable, disposable electronics for computing, storage and communication, flash memory devices, and other types of memory devices, printing devices, etc.
These and other objects, advantages and features will become readily apparent in view of the following detailed description of the invention.
The accompanying drawings, which are incorporated herein and form a part of the specification, illustrate the present invention and, together with the description, further serve to explain the principles of the invention and to enable a person skilled in the pertinent art to make and use the invention.
The present invention will now be described with reference to the accompanying drawings. In the drawings, like reference numbers indicate identical or functionally similar elements. Additionally, the left-most digit(s) of a reference number identifies the drawing in which the reference number first appears.
It should be appreciated that the particular implementations shown and described herein are examples of the invention and are not intended to otherwise limit the scope of the present invention in any way. Indeed, for the sake of brevity, conventional electronics, manufacturing, semiconductor devices, and nanowire (NW) technologies and other functional aspects of the systems (and components of the individual operating components of the systems) may not be described in detail herein. Furthermore, for purposes of brevity, the invention is frequently described herein as pertaining to nanowires, and to a semiconductor transistor device. Moreover, while the number of nanowires and spacing of those nanowires are provided for the specific implementations discussed, the implementations are not intended to be limiting and a wide range of the number of nanowires and spacing can also be used. It should be appreciated that although nanowires are frequently referred to, the techniques described herein are also applicable to nanorods, nanotubes, and nanoribbons. It should further be appreciated that the manufacturing techniques described herein could be used to create any semiconductor device type, and other electronic component types. Further, the techniques would be suitable for application in electrical systems, optical systems, consumer electronics, industrial electronics, wireless systems, space applications, or any other application.
As used herein, the term “nanowire” generally refers to any elongated conductive or semiconductive material (or other material described herein) that includes at least one cross sectional dimension that is less than 500 nm, and preferably, less than 100 nm, and has an aspect ratio (length:width) of greater than 10, preferably greater than 50, and more preferably, greater than 100. Examples of such nanowires include semiconductor nanowires as described in Published International Patent Application Nos. WO 02/17362, WO 02/48701, and WO 01/03208, carbon nanotubes, and other elongated conductive or semiconductive structures of like dimensions.
As used herein, the term “nanorod” generally refers to any elongated conductive or semiconductive material (or other material described herein) similar to a nanowire, but having an aspect ratio (length:width) less than that of a nanowire. Note that two or more nanorods can be coupled together along their longitudinal axis so that the coupled nanorods span all the way between any two or more points, such as contacts or electrodes. Alternatively, two or more nanorods can be substantially aligned along their longitudinal axis, but not coupled together, such that a small gap exists between the ends of the two or more nanorods. In this case, electrons can flow from one nanorod to another by hopping from one nanorod to another to traverse the small gap. The two or more nanorods can be substantially aligned, such that they form a path by which electrons can travel between electrodes.
As used herein, the term “nanoparticle” generally refers to any conductive or semiconductive material (or other material described herein) similar to a nanowire/nanorod, but having an aspect ratio (length:width) less than that of a nanorod, including an aspect ratio of 1:1. Note that two or more nanoparticles can be coupled together so that the coupled nanoparticles span all the way between any two or more points, such as contacts or electrodes. Alternatively, two or more nanoparticles can be substantially aligned, but not coupled together, such that a small gap exists between them. In this case, electrons can flow from one nanoparticle to another by hopping from one nanoparticle to another to traverse the small gap. The two or more nanoparticles can be substantially aligned (e.g., chemically, by electrical charge/electrical field, etc.), such that they form a path by which electrons can travel between electrodes. Note that a “nanoparticle” can be referred to as a “quantum dot.”
While the example implementations described herein principally use CdS and Si, other types of materials for nanowires and nanoribbons can be used, including semiconductive nanowires or nanoribbons, that are comprised of semiconductor material selected from, e.g., Si, Ge, Sn, Se, Te, B, C (including diamond), P, B—C, B—P(BP6), B—Si, Si—C, Si—Ge, Si—Sn and Ge—Sn, SiC, BN/BP/BAs, AlN/AlP/AlAs/AlSb, GaN/GaP/GaAs/GaSb, InN/InP/InAs/InSb, BN/BP/BAs, AlN/AlP/AlAs/AlSb, GaN/GaP/GaAs/GaSb, InN/InP/InAs/InSb, ZnO/ZnS/ZnSe/ZnTe, CdS/CdSe/CdTe, HgS/HgSe/HgTe, BeS/BeSe/BeTe/MgS/MgSe, GeS, GeSe, GeTe, SnS, SnSe, SnTe, PbO, PbS, PbSe, PbTe, CuF, CuCl, CuBr, CuI, AgF, AgCl, AgBr, AgI, BeSiN2, CaCN2, ZnGeP2, CdSnAs2, ZnSnSb2, CuGeP3, CuSi2P3, (Cu, Ag)(Al, Ga, In, Tl, Fe)(S, Se, Te)2, Si3N4, Ge3N4, Al2O3, (Al, Ga, In)2 (S, Se, Te)3, Al2CO, and an appropriate combination of two or more such semiconductors.
In certain aspects, the semiconductor may comprise a dopant from a group consisting of: a p-type dopant from Group III of the periodic table; an n-type dopant from Group V of the periodic table; a p-type dopant selected from a group consisting of: B, Al and In; an n-type dopant selected from a group consisting of: P, As and Sb; a p-type dopant from Group II of the periodic table; a p-type dopant selected from a group consisting of: Mg, Zn, Cd and Hg; a p-type dopant from Group IV of the periodic table; a p-type dopant selected from a group consisting of: C and Si; or an n-type dopant selected from a group consisting of: Si, Ge, Sn, S, Se and Te.
Additionally, the nanowires or nanoribbons can include carbon nanotubes, or nanotubes formed of conductive or semiconductive organic polymer materials, (e.g., pentacene, and transition metal oxides).
Hence, although the term “nanowire” is referred to throughout the description herein for illustrative purposes, it is intended that the description herein also encompass the use of nanotubes (e.g., nanowire-like structures having a hollow tube formed axially therethrough). Nanotubes can be formed in combinations/thin films of nanotubes as is described herein for nanowires, alone or in combination with nanowires, to provide the properties and advantages described herein.
Furthermore, it is noted that a thin film of nanowires of the present invention can be a “heterogeneous” film, which incorporates semiconductor nanowires and/or nanotubes, and/or nanorods, and/or nanoribbons, and/or any combination thereof of different composition and/or structural characteristics. For example, a “heterogeneous film” can includes nanowires/nanotubes with varying diameters and lengths, and nanotubes and/or nanotubes that are “heterostructures” having varying characteristics.
In the context of the invention, although the focus of the detailed description relates to use of nanowire, nanorod, nanotube, or nanoribbon thin films on semiconductor substrates, the substrate to which these nano structures are attached may comprise any materials, including, but not limited to: a uniform substrate, e.g., a wafer of solid material, such as silicon or other semiconductor material, glass, quartz, polymerics, etc.; a large rigid sheet of solid materials, e.g., glass, quartz, plastics such as polycarbonate, polystyrene, etc., or can comprise additional elements, e.g., structural, compositional, etc. Alternatively, a flexible substrate can be employed, such as a roll of plastic such as polyolefins, polyamide, and others, a transparent substrate, or combinations of these features. For example, the substrate may include other circuit or structural elements that are part of the ultimately desired device. Particular examples of such elements include electrical circuit elements such as electrical contacts, other wires or conductive paths, including nanowires or other nanoscale conducting elements, optical and/or optoelectrical elements (e.g., lasers, LEDs, etc.), and structural elements (e.g., microcantilevers, pits, wells, posts, etc.).
By substantially “aligned” or “oriented” is meant that the longitudinal axes of a majority of nanowires in a collection or population of nanowires is oriented within 30 degrees of a single direction. Although the majority can be considered to be a number of nanowires greater than 50%, in various embodiments, 60%, 75%, 80%, 90%, or other percentage of nanowires can be considered to be a majority that are so oriented. In certain preferred aspects, the majority of nanowires are oriented within 10 degrees of the desired direction. In additional embodiments, the majority of nanowires may be oriented within other numbers or ranges of degrees of the desired direction.
It should be understood that the spatial descriptions (e.g., “above”, “below”, “up”, “down”, “top”, “bottom”, etc.) made herein are for purposes of illustration only, and that devices of the present invention can be spatially arranged in any orientation or manner.
Electronic Device Embodiments Having Overlapping Gates
Embodiments of the present invention are provided in this section for electronic devices having overlapping gate configurations. These embodiments are provided for illustrative purposes, and are not limiting. Additional operational and structural embodiments for the present invention will be apparent to persons skilled in the relevant art(s) from the description herein. These additional embodiments are within the scope and spirit of the present invention.
For example, embodiments of the present invention apply to transistors such as field-effect transistors (FETs), including metal-oxide semiconductor FETs (MOSFETs). A FET is a three-terminal device in which the current between first and second terminals is controlled at a third terminal. For example, a voltage can be applied at the third terminal to control the current. In an embodiment, the first and second terminals may be “source” and “drain” terminals, and the third terminal may be a “gate” terminal. In an embodiment, the three terminals are formed in or on a semiconductor material.
In a MOSFET embodiment, a metal gate electrode is typically separated from the semiconductor material by an insulator material. The regions of the semiconductor material corresponding to the source and drain are typically doped differently from the base semiconductor material. For example, the source and drain regions may be “n” doped, while the base semiconductor material is “p” doped (i.e., an “n-channel” device). Alternatively, the source and drain regions may be “p” doped, while the base semiconductor material is “n” doped (i.e., a “p-channel” device). A voltage applied at the gate forms a depletion region, and further creates a thin surface region containing mobile carriers, called a channel region. An n-channel device has electrons for the majority carrier, while a p-channel device as holes for the majority carrier. Formation of the channel region allows current to flow between the source and drain.
According to embodiments of the present invention, the gate contact is overlapped with the source and/or drain regions of the nanowire (or plurality of nanowires). This configuration allows improved Ohmic (low resistance) contact to intrinsic and low-doped semiconductor nanowires to be formed.
The conventional approach to making an Ohmic contact between a metal and a semiconductor is to implant dopants in the regions where the metal is to come into contact with the semiconductor. Such doping can reduce contact resistance and/or series resistance, for example.
For nanowires, very low dopant energies must be used during doping in order to have a shallow junction (e.g., less than 40 nm, for example). Otherwise, higher energy ions may penetrate through the nanowire and cause crystalline structure damage, which the thermal annealing processes may not be able to repair because of the small size of the nanowire and the availability of seed crystalline structure.
Embodiments of the present invention use the gate not only to modulate the channel region of the FET structure, but also, to “turn on” the source and drain regions of the FET nanowire. This is possible because of the small (e.g., sub-100 nm) dimensions of the nanowires involved. Although a nanowire is accumulated/inverted under the influence of the gate electric field, the drain to source bias also influences the carrier concentration. This is because the small diameter (e.g., sub-100 nm) of the nanowire allows carriers to move around within the nanowire over these small distances by diffusion. This intrinsic nature of the nanowire makes the connections to the drain and source contacts (e.g., metals) poor, even shutting off the electronic device completely, in the absence of an overlapping gate bias in connection with the present invention. A single gate with overlap of the drain and source areas can modulate the carrier concentration in much the same way as it does within the channel area of the nanowire FET. As a result, the contacts to the drain and source regions do not have to be doped. This is facilitated by the small nanowire diameter (compared to a diffusion length of carriers in silicon, e.g.), and the ability of carriers to diffuse from the gate side of the nanowire to the source and/or drain side of the nanowire to form an extension to the channel.
The present invention is applicable to many types of nanowire-based electronic devices, including nanowire-based transistors. For example, in FET embodiments using this configuration, the gate contact causes charge accumulation or inversion in the source and drain contact areas while also modulating the channel conductance (through the nanowire).
In an embodiment, the gate metal is overlapped with the source and/or drain regions of a nanowire on a surface opposite of that on which the source and drain contacts are located. However, other gate and source/drain arrangements are also possible according to embodiments of the present invention, as would be understood by persons skilled in the relevant art(s) from the teachings herein.
These embodiments provide many advantages, including:
1. Removing a need for doping implant of the contact regions of the nanowires; and
2. Because modulation of the gate into the “off”-state (e.g., where the channel is relatively non-conductive) also turns off the source and drain contact regions, the sub-threshold leakage (“off”-state leakage) is substantially reduced.
As shown in
Dielectric material layer 112 is positioned between gate contact 210 and nanowire 108. Dielectric material layer 112 functions as a gate dielectric, and can be any type of dielectric material, including organic or inorganic, and can be spun on, sputtered, or applied by any other thin film deposition methods, such as chemical vapor deposition (CVD), e-beam evaporation, or applied in any other manner described or referenced elsewhere herein, or otherwise known. In an embodiment, the dielectric material can be recessed in the channel area to give better coupling efficiency in the channel area.
Drain contact 104 is in contact with nanowire 108. As shown in
As shown in
Because of the overlap with gate contact 210, the regions of nanowire 108 adjacent to drain contact 104 and source contact 106 do not need to be doped to create Ohmic contacts. Gate contact 210 can be used to modulate the carrier concentration in these regions, due to the overlap, to “turn on” the source and drain regions of nanowire 108.
Gate contact 210, drain contact 104, and source contact 106 can be any suitable conductive material, including organic (conducting polymers) or inorganic (e.g., a metal or combination of metals/alloy) and can be painted, electroplated, evaporated, sputtered, spun on, or applied as described or reference elsewhere herein, or otherwise known.
Note that a space 220 between drain contact 104 and source contact 106, when present, can be filled or unfilled. For example, space 220 may include air, an insulating material, an adhesive that attaches nanowire 108 to substrate 102, or any other suitable material, as would be known to persons skilled in the relevant art(s).
Electronic device 200 may be formed using conventional processes, and can be formed in any order. For example, as shown in
Alternatively, gate contact 210 can be formed on a substrate for electronic device 200. For example, as shown in
During operation of electronic device 200 as a FET, nanowire 108 functions as a channel between source and drain contacts 106 and 104. In embodiments, one or more additional gate contacts, global or local, can be formed in electronic device 200 to enhance performance. For example, as shown in
In an embodiment, such as shown in
Note that in the embodiment shown in
Note that in embodiments, electronic devices can be formed having any number of one or more nanowires. For example, pluralities of nanowires can be formed into a thin film, and used in electronic devices. When a plurality of nanowires are used, the nanowires can be aligned or non-aligned (e.g., randomly oriented).
Alternatively, the plurality of nanowires can be core-shell nanowires. For example,
Note that electronic devices 750 can alternatively have drain and source contacts 104 and 106 formed on substrate 102, and have gate contact 210 formed on the pluralities of nanowires, or can be configured in other ways.
Flowchart 800 begins with step 802. In step 802, at least one nanowire is positioned on a substrate. For example, any number of one or more nanowires may be positioned or deposited. For instance,
In step 804, a gate contact is formed. The gate contact is positioned along at least a portion of a length of the at least one nanowire, and is separated from the at least one nanowire by a dielectric material layer. For example the gate contact can be gate contact 210, formed after positioning of nanowires (such as shown in
In step 806, drain and source contacts are formed in contact with the at least one nanowire, wherein at least a portion of one or both of the source and drain contacts overlaps with the gate contact. For example, the drain and source contacts are drain and source contacts 104 and 106 as shown in
Asymmetric Double Gated Nanowire-Based Transistor Embodiments
Embodiments of the present invention are provided in this section for electronic devices having asymmetrical gate configurations. These embodiments are provided for illustrative purposes, and are not limiting. Additional operational and structural embodiments for the present invention will be apparent to persons skilled in the relevant art(s) from the description herein. These additional embodiments are within the scope and spirit of the present invention.
According to embodiments of the present invention, an asymmetric double gate configuration is formed to increase the drive ability for nanowire-based electronic devices, such as transistors. Embodiments for making a nanowire FET having an asymmetric double gate configuration are described herein for illustrative purposes.
The asymmetric double gate configuration of the present invention provides for a high performance electronic device, and simplifies the electronic device fabrication process by eliminating doping processes. Such doping processes typically require ion implantation and high temperature diffusion/annealing processes. Fabrication processes according to embodiments of the present invention can be implemented using very low temperature processes (e.g., less than 100° C.). Electronic device embodiments can be formed on any substrate type, including low temperature substrates (e.g., that cannot sustain high temperature processes) with any size and shape (for example, roll to roll plastic electronics), including glass, plastic, stainless steel, ceramic, or other materials or devices.
By taking advantage of double gates and potentially fully depleted channels in nanowires, high performance devices can be a created at very low cost. Initial device modeling and real device testing show superior device performance. For example, current driving capability can be more than doubled using the double gate of the present invention in comparison to non-double gated devices.
As will be further described below, ring shaped first gate region 908 surrounds nanowire 902 along a portion 916 of a length 918 of nanowire 902. Second gate region 910 is positioned along the length 918 of nanowire 902 between nanowire 902 and substrate 920.
Source contact 912 and drain contact 914 are coupled to semiconductor core 904 of nanowire 902 at respective exposed portions 922 and 924 of semiconductor core 904. In the example of
A dielectric material 926 separates source and drain contacts 912 and 914 from ring shaped gate region 908.
Electronic device 900 can be formed according to various processes, according to embodiments of the present invention.
Flowchart 1000 begins with step 1002. In step 1002, a nanowire is positioned (e.g., deposited) on a substrate. For example, the nanowire is nanowire 902 positioned (e.g., grown, deposited, etc.) on substrate 920, as shown in
In an embodiment, flowchart 1000 can include the step where shell layer 906 is formed in/on core 904. Flowchart 1000 can also include the step where conductive layer 1102 is formed on shell layer 906.
In step 1004, the nanowire is etched on the substrate to remove the conductive layer from the nanowire except for a first portion of the conductive layer along a length of the nanowire on a side opposite from the etching and a ring shaped second portion of the conductive layer around the nanowire at a first location along the length of the nanowire. For example,
This removal of a portion of conductive layer 1102 forms an initial gate structure for electronic device 900.
In an embodiment, as shown in
In an embodiment, an optional doping step can be performed to dope the source and drain regions if desired. Any doping technique can be used. For example, the doping can be performed using thermal diffusion, ion implantation, laser induced doping, plasma ion immersion, or plasma ion showering, followed by thermal annealing, such as rapid thermal annealing (RTA) and laser annealing, etc.
In step 1006, a dielectric material is deposited on the nanowire on the substrate. For example, the dielectric material is deposited to form dielectric material layer 1702, as shown in
In step 1008, the nanowire is etched to remove the dielectric material, the insulating shell layer, and a portion of a diameter of the core from the nanowire at a second location and a third location along the length of the nanowire. For example, as shown in
Alternatively, other material removal/etching techniques can be used, such as a planarization process, to remove dielectric material layer 1702, shell layer 906, and core 904 in first and second locations 1910 and 1920. For example, etching may be performed, such as plasma dry etching. The process can be tuned by varying the gas ratio and/or gas pressure such that the etch selectivity between the material of core 904 (e.g., silicon) and the material of dielectric material layer 1702 is substantially equal, to leave the surface in the contact areas (e.g., first and second exposed portions 922 and 924) substantially flat and smooth, such as shown in
As described above, in an embodiment, some of core 904 is removed during step 1008. For example, ¼ to ⅓ of the diameter of core 904 can be removed, or any other amount. In another embodiment, during step 1008, dielectric material layer 1702 and shell layer 906 are etched to expose the surface of core 904, without removing material from core 904.
In step 1010, a drain contact is formed on the second location and a source contact is formed on the third location. For example, as shown in
Thus, in an embodiment, electronic device 900 can be formed by the process of flowchart 1000. Ring shaped first portion 1502 formed from conductive layer 1102 is ring shaped first gate region 908 of electronic device 900. Second portion 1504 formed from conductive layer 1102 is second gate region 910.
In an embodiment, the nanowire positioned in step 1002 is positioned with a plurality of nanowires. In such an embodiment, steps 1004, 1006, 1008, and 1010 can be performed on the plurality of nanowires to form the electronic device. Thus, a plurality of nanowires similar to nanowire 902 can be positioned, aligned or non-aligned, to form an electronic device. For example,
Note the description above for electronic device structures and processes for fabrication thereof can also be applied to amorphous silicon (a-Si) and to poly-silicon (poly-Si) based thin film transistors.
Plot 2300 indicates that as the back gate voltage is varied upwards from 0 Volts (i.e., Vhandle≠0), the drain current is dramatically increased. Thus, the use of a back gate, such as second gate region 908, allows for increased current capacity.
Thus, embodiments of the present invention provide many benefits, including:
A. High current drive ability;
B. Low series resistance;
C. Ohmic contact without doping; and
D. For nanowire applications, a completely low fabrication/assembly environment temperature (e.g., T<200°) is possible, without sacrificing performance.
While various embodiments of the present invention have been described above, it should be understood that they have been presented by way of example only, and not limitation. It will be apparent to persons skilled in the relevant art that various changes in form and detail can be made therein without departing from the spirit and scope of the invention. Thus, the breadth and scope of the present invention should not be limited by any of the above-described exemplary embodiments, but should be defined only in accordance with the following claims and their equivalents.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5612255||6 Jun 1995||18 Mar 1997||International Business Machines Corporation||One dimensional silicon quantum wire devices and the method of manufacture thereof|
|US5920078||20 Jun 1997||6 Jul 1999||Frey; Jeffrey||Optoelectronic device using indirect-bandgap semiconductor material|
|US5962863||13 Sep 1995||5 Oct 1999||The United States Of America As Represented By The Secretary Of The Navy||Laterally disposed nanostructures of silicon on an insulating substrate|
|US6256767||29 Mar 1999||3 Jul 2001||Hewlett-Packard Company||Demultiplexer for a molecular wire crossbar network (MWCN DEMUX)|
|US6274007||14 Mar 2000||14 Aug 2001||Sceptre Electronics Limited||Methods of formation of a silicon nanostructure, a silicon quantum wire array and devices based thereon|
|US6438025||8 Sep 2000||20 Aug 2002||Sergei Skarupo||Magnetic memory device|
|US6447663||24 Oct 2000||10 Sep 2002||Ut-Battelle, Llc||Programmable nanometer-scale electrolytic metal deposition and depletion|
|US6465813||18 Mar 1999||15 Oct 2002||Hyundai Electronics Industries Co., Ltd.||Carbon nanotube device|
|US6566704||27 Jun 2001||20 May 2003||Samsung Electronics Co., Ltd.||Vertical nano-size transistor using carbon nanotubes and manufacturing method thereof|
|US6586785||29 Jun 2001||1 Jul 2003||California Institute Of Technology||Aerosol silicon nanoparticles for use in semiconductor device fabrication|
|US6672925||17 Aug 2001||6 Jan 2004||Motorola, Inc.||Vacuum microelectronic device and method|
|US6706566||13 May 2002||16 Mar 2004||International Business Machines Corporation||Methodology for electrically induced selective breakdown of nanotubes|
|US6760245||1 May 2002||6 Jul 2004||Hewlett-Packard Development Company, L.P.||Molecular wire crossbar flash memory|
|US6790425||27 Oct 2000||14 Sep 2004||Wiliam Marsh Rice University||Macroscopic ordered assembly of carbon nanotubes|
|US6798000||3 Jul 2001||28 Sep 2004||Infineon Technologies Ag||Field effect transistor|
|US6815218||8 Jun 2000||9 Nov 2004||Massachusetts Institute Of Technology||Methods for manufacturing bioelectronic devices|
|US6903717||13 Sep 2002||7 Jun 2005||Hitachi, Ltd.||Display device having driving circuit|
|US7067867||30 Sep 2003||27 Jun 2006||Nanosys, Inc.||Large-area nonenabled macroelectronic substrates and uses therefor|
|US7135728||13 Apr 2005||14 Nov 2006||Nanosys, Inc.||Large-area nanoenabled macroelectronic substrates and uses therefor|
|US7323730||20 Jul 2005||29 Jan 2008||Commissariat A L'energie Atomique||Optically-configurable nanotube or nanowire semiconductor device|
|US7473943||22 Sep 2005||6 Jan 2009||Nanosys, Inc.||Gate configuration for nanowire electronic devices|
|US7701014 *||2 Oct 2008||20 Apr 2010||Nanosys, Inc.||Gating configurations and improved contacts in nanowire-based electronic devices|
|US20020038894||31 Jul 2001||4 Apr 2002||Fujitsu Quantum Devices Limited||Fet whose source electrode overhangs gate electrode and its manufacture method|
|US20020117659||11 Dec 2001||29 Aug 2002||Lieber Charles M.||Nanosensors|
|US20020127495||12 Mar 2001||12 Sep 2002||Axel Scherer||Method of fabricating nanometer-scale flowchannels and trenches with self-aligned electrodes and the structures formed by the same|
|US20020130311||22 Aug 2001||19 Sep 2002||Lieber Charles M.||Doped elongated semiconductors, growing such semiconductors, devices including such semiconductors and fabricating such devices|
|US20020130353||24 Oct 2001||19 Sep 2002||Lieber Charles M.||Nanoscopic wire-based devices, arrays, and methods of their manufacture|
|US20020163079||28 Mar 2002||7 Nov 2002||Fujitsu Limited||Integrated circuit device and method of producing the same|
|US20020173083||13 May 2002||21 Nov 2002||International Business Machines Corporation||Methodology for electrically induced selective breakdown of nanotubes|
|US20020175408||29 Mar 2002||28 Nov 2002||The Regents Of The University Of California||Methods of fabricating nanostructures and nanowires and devices fabricated therefrom|
|US20030012723||26 Oct 2001||16 Jan 2003||Clarke Mark S.F.||Spatial localization of dispersed single walled carbon nanotubes into useful structures|
|US20030042562||27 Aug 2002||6 Mar 2003||Carsten Giebeler||Magnetoresistive device and electronic device|
|US20030089899||16 Jul 2002||15 May 2003||Lieber Charles M.||Nanoscale wires and related devices|
|US20030098488||27 Nov 2001||29 May 2003||O'keeffe James||Band-structure modulation of nano-structures in an electric field|
|US20030186522||10 Sep 2002||2 Oct 2003||Nanosys, Inc.||Methods of positioning and/or orienting nanostructures|
|US20030189202||5 Apr 2002||9 Oct 2003||Jun Li||Nanowire devices and methods of fabrication|
|US20040005258||12 Dec 2002||8 Jan 2004||Fonash Stephen J.||Chemical reactor templates: sacrificial layer fabrication and template use|
|US20040031975||17 Mar 2003||19 Feb 2004||Max-Planck-Gesellschaft Zur Forderung Der Wissenschaften E.V., A German Corporation||Field effect transistor memory cell, memory device and method for manufacturing a field effect transistor memory cell|
|US20040036126||23 Aug 2002||26 Feb 2004||Chau Robert S.||Tri-gate devices and methods of fabrication|
|US20040036128||28 Mar 2003||26 Feb 2004||Yuegang Zhang||Multi-gate carbon nano-tube transistors|
|US20040061422||26 Sep 2002||1 Apr 2004||International Business Machines Corporation||System and method for molecular optical emission|
|US20040192072||8 Sep 2003||30 Sep 2004||Snow Eric S.||Interconnected networks of single-walled carbon nanotubes|
|US20040213307||11 Dec 2003||28 Oct 2004||President And Fellows Of Harvard College||Nanoscale coherent optical components|
|US20040238887||25 Jun 2002||2 Dec 2004||Fumiyuki Nihey||Field-effect transistor constituting channel by carbon nano tubes|
|US20050064618||20 Aug 2002||24 Mar 2005||Brown Simon Anthony||Nanoscale electronic devices & frabrication methods|
|WO2001003208A1||30 Jun 2000||11 Jan 2001||Harvard College||Nanoscopic wire-based devices, arrays, and methods of their manufacture|
|WO2002017362A2||22 Aug 2001||28 Feb 2002||Harvard College||Doped elongated semiconductors, growing such semiconductors, devices including such semiconductors and fabricating such devices|
|WO2002048701A2||11 Dec 2001||20 Jun 2002||Harvard College||Nanosensors|
|1||Chung, S-W et al., "Silicon nanowire devices" Am. Inst. Phys. (2000) 76(15):2068-2070.|
|2||Duan, X. et al., "High performance thin-film transistors using semiconductor nanowires and nanoribbons" Nature (2003) 425:274-278.|
|3||Martel, R. et al. "Single- and multi-wall carbon nanotube field-effect transistors" Appl. Phys. Letts (1998) 73(17):2447-2449.|
|4||Tans, S.J. et al., "Room-temperature transistor based on a single carbon nanotube" Nature (1998) 393:49-52.|
|5||Yamada, T. "Analysis of submicron carbon nanotube field-effect transistors" Appl. Phys Letts (2000) 76(5):628-630.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US8173993 *||4 Dec 2009||8 May 2012||International Business Machines Corporation||Gate-all-around nanowire tunnel field effect transistors|
|US8324030||12 May 2010||4 Dec 2012||International Business Machines Corporation||Nanowire tunnel field effect transistors|
|US8324940||13 Apr 2010||4 Dec 2012||International Business Machines Corporation||Nanowire circuits in matched devices|
|US8361907||10 May 2010||29 Jan 2013||International Business Machines Corporation||Directionally etched nanowire field effect transistors|
|US8384065||4 Dec 2009||26 Feb 2013||International Business Machines Corporation||Gate-all-around nanowire field effect transistors|
|US8455334||4 Dec 2009||4 Jun 2013||International Business Machines Corporation||Planar and nanowire field effect transistors|
|US8507892||14 Feb 2012||13 Aug 2013||International Business Machines Corporation||Omega shaped nanowire tunnel field effect transistors|
|US8513068||31 Aug 2012||20 Aug 2013||International Business Machines Corporation||Nanowire field effect transistors|
|US8520430||20 Jul 2012||27 Aug 2013||International Business Machines Corporation||Nanowire circuits in matched devices|
|US8536563||17 Sep 2010||17 Sep 2013||International Business Machines Corporation||Nanowire field effect transistors|
|US8586966||18 Jul 2012||19 Nov 2013||International Business Machines Corporation||Contacts for nanowire field effect transistors|
|US8680510 *||28 Jun 2010||25 Mar 2014||International Business Machines Corporation||Method of forming compound semiconductor|
|US8680589||14 Feb 2012||25 Mar 2014||International Business Machines Corporation||Omega shaped nanowire field effect transistors|
|US8722492||8 Jan 2010||13 May 2014||International Business Machines Corporation||Nanowire pin tunnel field effect devices|
|US8723162||3 Jul 2012||13 May 2014||International Business Machines Corporation||Nanowire tunnel field effect transistors|
|US8772755||17 Jul 2012||8 Jul 2014||International Business Machines Corporation||Directionally etched nanowire field effect transistors|
|US8835231||16 Aug 2010||16 Sep 2014||International Business Machines Corporation||Methods of forming contacts for nanowire field effect transistors|
|US9105482||24 Jul 2012||11 Aug 2015||International Business Machines Corporation||Nanowire PIN tunnel field effect devices|
|US9184301||31 Aug 2012||10 Nov 2015||Globalfoundries Inc.||Planar and nanowire field effect transistors|
|US20110133162 *||9 Jun 2011||International Business Machines Corporation||Gate-All-Around Nanowire Field Effect Transistors|
|US20110133167 *||4 Dec 2009||9 Jun 2011||International Business Machines Corporation||Planar and nanowire field effect transistors|
|US20110133169 *||4 Dec 2009||9 Jun 2011||International Business Machines Corporation||Gate-All-Around Nanowire Tunnel Field Effect Transistors|
|US20110168982 *||14 Jul 2011||International Business Machines Corporation||Nanowire pin tunnel field effect devices|
|US20110315953 *||28 Jun 2010||29 Dec 2011||International Business Machines Corporation||Method of forming compound semiconductor|
|U.S. Classification||438/151, 257/368, 257/E51.006, 438/585, 257/296|
|International Classification||H01L27/108, H01L21/00|
|Cooperative Classification||Y10S977/938, Y10S977/932, Y10S977/762, H01L29/775, H01L29/78645, H01L29/78681, H01L29/7869, H01L29/0665, H01L29/0673, H01L29/785, H01L29/42384, H01L29/42392, B82Y10/00|
|European Classification||H01L29/786K, H01L29/786D, H01L29/78S, H01L29/423D2B8, H01L29/06C6, H01L29/786F, B82Y10/00, H01L29/06C6W2, H01L29/423D2B8G|