US7721036B2 - System and method for providing flexible signal routing and timing - Google Patents
System and method for providing flexible signal routing and timing Download PDFInfo
- Publication number
- US7721036B2 US7721036B2 US11/140,714 US14071405A US7721036B2 US 7721036 B2 US7721036 B2 US 7721036B2 US 14071405 A US14071405 A US 14071405A US 7721036 B2 US7721036 B2 US 7721036B2
- Authority
- US
- United States
- Prior art keywords
- target
- cycle
- emulation
- output data
- data signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L43/00—Arrangements for monitoring or testing data switching networks
- H04L43/50—Testing arrangements
Abstract
Description
Claims (35)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/140,714 US7721036B2 (en) | 2004-06-01 | 2005-05-31 | System and method for providing flexible signal routing and timing |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US57669104P | 2004-06-01 | 2004-06-01 | |
US57661104P | 2004-06-01 | 2004-06-01 | |
US11/140,714 US7721036B2 (en) | 2004-06-01 | 2005-05-31 | System and method for providing flexible signal routing and timing |
Publications (2)
Publication Number | Publication Date |
---|---|
US20050267727A1 US20050267727A1 (en) | 2005-12-01 |
US7721036B2 true US7721036B2 (en) | 2010-05-18 |
Family
ID=35426519
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/140,714 Active 2026-01-02 US7721036B2 (en) | 2004-06-01 | 2005-05-31 | System and method for providing flexible signal routing and timing |
Country Status (1)
Country | Link |
---|---|
US (1) | US7721036B2 (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120136645A1 (en) * | 2004-07-06 | 2012-05-31 | Mentor Graphics Corporation | Managing Communication Bandwidth in Co-Verification of Circuit Designs |
WO2012125253A2 (en) * | 2011-03-15 | 2012-09-20 | Intel Corporation | Apparatus, system, and method for timing recovery |
US20130031525A1 (en) * | 2011-07-28 | 2013-01-31 | Fujitsu Limited | Apparatus and method for aiding in designing electronic circuits |
US8595683B1 (en) | 2012-04-12 | 2013-11-26 | Cadence Design Systems, Inc. | Generating user clocks for a prototyping environment |
US8743735B1 (en) | 2012-01-18 | 2014-06-03 | Cadence Design Systems, Inc. | Emulation system for verifying a network device |
US8959010B1 (en) | 2011-12-08 | 2015-02-17 | Cadence Design Systems, Inc. | Emulation system with improved reliability of interconnect and a method for programming such interconnect |
US9684743B2 (en) * | 2015-06-19 | 2017-06-20 | Synopsys, Inc. | Isolated debugging in an FPGA based emulation environment |
US10642492B2 (en) | 2016-09-30 | 2020-05-05 | Amazon Technologies, Inc. | Controlling access to previously-stored logic in a reconfigurable logic device |
US10705995B2 (en) | 2016-09-29 | 2020-07-07 | Amazon Technologies, Inc. | Configurable logic platform with multiple reconfigurable regions |
US10740518B2 (en) | 2016-09-29 | 2020-08-11 | Amazon Technologies, Inc. | Logic repository service |
US10778653B2 (en) | 2016-09-29 | 2020-09-15 | Amazon Technologies, Inc. | Logic repository service using encrypted configuration data |
US11099894B2 (en) | 2016-09-28 | 2021-08-24 | Amazon Technologies, Inc. | Intermediate host integrated circuit between virtual machine instance and customer programmable logic |
US11115293B2 (en) * | 2016-11-17 | 2021-09-07 | Amazon Technologies, Inc. | Networked programmable logic service provider |
US11119150B2 (en) | 2016-09-28 | 2021-09-14 | Amazon Technologies, Inc. | Extracting debug information from FPGAs in multi-tenant environments |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10198538B1 (en) * | 2015-12-28 | 2019-02-05 | Cadence Design Systems, Inc. | Relocate targets to different domains in an emulator |
US11038768B1 (en) * | 2016-09-15 | 2021-06-15 | Xilinx, Inc. | Method and system for correlation of a behavioral model to a circuit realization for a communications system |
TWI779444B (en) * | 2020-12-28 | 2022-10-01 | 瑞昱半導體股份有限公司 | Control module and control method thereof for synchronous dynamic random access memory |
Citations (58)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5109353A (en) | 1988-12-02 | 1992-04-28 | Quickturn Systems, Incorporated | Apparatus for emulation of electronic hardware system |
US5126966A (en) | 1986-06-25 | 1992-06-30 | Ikos Systems, Inc. | High speed logic simulation system with stimulus engine using independent event channels selectively driven by independent stimulus programs |
US5377124A (en) | 1989-09-20 | 1994-12-27 | Aptix Corporation | Field programmable printed circuit board |
US5414638A (en) | 1992-12-18 | 1995-05-09 | Aptix Corporation | Programmable interconnect architecture |
US5475830A (en) | 1992-01-31 | 1995-12-12 | Quickturn Design Systems, Inc. | Structure and method for providing a reconfigurable emulation circuit without hold time violations |
US5551013A (en) | 1994-06-03 | 1996-08-27 | International Business Machines Corporation | Multiprocessor for hardware emulation |
US5572710A (en) * | 1992-09-11 | 1996-11-05 | Kabushiki Kaisha Toshiba | High speed logic simulation system using time division emulation suitable for large scale logic circuits |
US5574388A (en) | 1995-10-13 | 1996-11-12 | Mentor Graphics Corporation | Emulation system having a scalable multi-level multi-stage programmable interconnect network |
US5596742A (en) | 1993-04-02 | 1997-01-21 | Massachusetts Institute Of Technology | Virtual interconnections for reconfigurable logic systems |
US5649176A (en) | 1995-08-10 | 1997-07-15 | Virtual Machine Works, Inc. | Transition analysis and circuit resynthesis method and device for digital circuit modeling |
US5654564A (en) | 1990-10-15 | 1997-08-05 | Aptix Corporation | Interconnect structure with programmable IC for interconnecting electronic components, including circuitry for controlling programmable IC |
US5659716A (en) | 1994-11-23 | 1997-08-19 | Virtual Machine Works, Inc. | Pipe-lined static router and scheduler for configurable logic system performing simultaneous communications and computation |
US5748875A (en) * | 1996-06-12 | 1998-05-05 | Simpod, Inc. | Digital logic simulation/emulation system |
US5754827A (en) | 1995-10-13 | 1998-05-19 | Mentor Graphics Corporation | Method and apparatus for performing fully visible tracing of an emulation |
US5761484A (en) | 1994-04-01 | 1998-06-02 | Massachusetts Institute Of Technology | Virtual interconnections for reconfigurable logic systems |
US5771181A (en) * | 1994-12-14 | 1998-06-23 | Moore; Robert S. | Generation for virtual reality simulator systems |
US5777489A (en) | 1995-10-13 | 1998-07-07 | Mentor Graphics Corporation | Field programmable gate array with integrated debugging facilities |
US5790832A (en) | 1996-04-23 | 1998-08-04 | Mentor Graphics Corporation | Method and apparatus for tracing any node of an emulation |
US5802348A (en) | 1995-12-18 | 1998-09-01 | Virtual Machine Works, Inc. | Logic analysis system for logic emulation systems |
US5812414A (en) * | 1988-10-05 | 1998-09-22 | Quickturn Design Systems, Inc. | Method for performing simulation using a hardware logic emulation system |
US5822564A (en) | 1996-06-03 | 1998-10-13 | Quickturn Design Systems, Inc. | Checkpointing in an emulation system |
US5838948A (en) * | 1995-12-01 | 1998-11-17 | Eagle Design Automation, Inc. | System and method for simulation of computer systems combining hardware and software interaction |
US5847578A (en) | 1994-11-01 | 1998-12-08 | Virtual Machine Works | Programmable multiplexing input/output port |
US5854752A (en) | 1996-01-19 | 1998-12-29 | Ikos Systems, Inc. | Circuit partitioning technique for use with multiplexed inter-connections |
US5884066A (en) | 1994-02-16 | 1999-03-16 | Quickturn Design Systems, Inc. | Method and apparatus for a trace buffer in an emulation system |
US5920712A (en) | 1994-05-13 | 1999-07-06 | Quickturn Design Systems, Inc. | Emulation system having multiple emulator clock cycles per emulated clock cycle |
US5940603A (en) * | 1993-06-24 | 1999-08-17 | Quickturn Design Systems, Inc. | Method and apparatus for emulating multi-ported memory circuits |
US5963736A (en) | 1997-03-03 | 1999-10-05 | Quickturn Design Systems, Inc. | Software reconfigurable target I/O in a circuit emulation system |
US6020760A (en) | 1997-07-16 | 2000-02-01 | Altera Corporation | I/O buffer circuit with pin multiplexing |
US6034857A (en) | 1997-07-16 | 2000-03-07 | Altera Corporation | Input/output buffer with overcurrent protection circuit |
US6035117A (en) | 1998-03-31 | 2000-03-07 | International Business Machines Corporation | Tightly coupled emulation processors |
US6051030A (en) | 1998-03-31 | 2000-04-18 | International Business Machines Corporation | Emulation module having planar array organization |
US6058492A (en) | 1996-10-17 | 2000-05-02 | Quickturn Design Systems, Inc. | Method and apparatus for design verification using emulation and simulation |
US6061511A (en) * | 1998-06-12 | 2000-05-09 | Ikos Systems, Inc. | Reconstruction engine for a hardware circuit emulator |
JP2000322281A (en) * | 1999-05-07 | 2000-11-24 | Seiko Epson Corp | Emulation probe board and debugging system |
US6377912B1 (en) | 1997-05-30 | 2002-04-23 | Quickturn Design Systems, Inc. | Emulation system with time-multiplexed interconnect |
US20020052729A1 (en) * | 2000-10-28 | 2002-05-02 | Kyung Chong Min | Apparatus and method for verifying a logic function of a semiconductor chip |
US6618698B1 (en) | 1999-08-12 | 2003-09-09 | Quickturn Design Systems, Inc. | Clustered processors in an emulation engine |
US20040001432A1 (en) * | 2002-06-28 | 2004-01-01 | Douglas Albert Wescott | Embedding a JTAG host controller into an FPGA design |
US6681377B2 (en) | 2001-09-18 | 2004-01-20 | Quickturn Design Systems, Inc. | Timing resynthesis in a multi-clock emulation system |
US6694464B1 (en) | 1997-05-30 | 2004-02-17 | Quickturn Design Systems, Inc. | Method and apparatus for dynamically testing electrical interconnect |
US6697957B1 (en) | 2000-05-11 | 2004-02-24 | Quickturn Design Systems, Inc. | Emulation circuit with a hold time algorithm, logic analyzer and shadow memory |
US20040239635A1 (en) * | 2003-05-23 | 2004-12-02 | Lerner Ronald L. | Apparatus and method for loop-back testing in a system test/emulation environment |
US6850880B1 (en) | 2000-09-06 | 2005-02-01 | Quickturn Design Systems, Inc. | High speed software driven emulator comprised of a plurality of emulation processors with an improved maintenance bus that streams data at high speed |
US6865504B2 (en) * | 2002-08-05 | 2005-03-08 | Texas Instruments Incorporated | Apparatus and method for a reconfigurable pod interface for use with an emulator unit |
US20050066088A1 (en) * | 2000-06-16 | 2005-03-24 | Medtronic, Inc. | Implantable medical device configured for diagnostic emulation through serial communication |
US20050102125A1 (en) * | 1998-08-31 | 2005-05-12 | Verisity Design, Inc. | Inter-chip communication system |
JP2005134983A (en) * | 2003-10-28 | 2005-05-26 | Matsushita Electric Ind Co Ltd | Lsi evaluation board device |
US6901359B1 (en) | 2000-09-06 | 2005-05-31 | Quickturn Design Systems, Inc. | High speed software driven emulator comprised of a plurality of emulation processors with a method to allow high speed bulk read/write operation synchronous DRAM while refreshing the memory |
US6912675B2 (en) * | 2000-03-02 | 2005-06-28 | Texas Instruments Incorporated | Using selective omission to compress on-chip data processor trace and timing information for export |
US6922794B2 (en) * | 2001-05-31 | 2005-07-26 | Fujitsu Limited | Microcomputer with debug supporting function |
US7031903B2 (en) * | 2000-10-18 | 2006-04-18 | Stmicroelectronics Limited | Interface device |
US7093051B2 (en) * | 2001-09-25 | 2006-08-15 | Sony Corporation | Dynamic input/output: configurable data bus for optimizing data throughput |
JP2007122597A (en) * | 2005-10-31 | 2007-05-17 | Matsushita Electric Ind Co Ltd | System verification device |
GB2439579A (en) * | 2006-06-30 | 2008-01-02 | Advanced Risc Mach Ltd | Target device programmer |
US7440866B2 (en) * | 2004-06-01 | 2008-10-21 | Quickturn Design Systems Inc. | System and method for validating an input/output voltage of a target system |
KR20090053670A (en) * | 2007-11-23 | 2009-05-27 | 한국전자통신연구원 | Apparatus of image tracking soc chip development for ntsc/pal camera |
US7640155B2 (en) * | 2004-06-01 | 2009-12-29 | Quickturn Design Systems, Inc. | Extensible memory architecture and communication protocol for supporting multiple devices in low-bandwidth, asynchronous applications |
-
2005
- 2005-05-31 US US11/140,714 patent/US7721036B2/en active Active
Patent Citations (64)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5126966A (en) | 1986-06-25 | 1992-06-30 | Ikos Systems, Inc. | High speed logic simulation system with stimulus engine using independent event channels selectively driven by independent stimulus programs |
US5812414A (en) * | 1988-10-05 | 1998-09-22 | Quickturn Design Systems, Inc. | Method for performing simulation using a hardware logic emulation system |
US6842729B2 (en) | 1988-12-02 | 2005-01-11 | Quickturn Design Systems, Inc. | Apparatus for emulation of electronic systems |
US5109353A (en) | 1988-12-02 | 1992-04-28 | Quickturn Systems, Incorporated | Apparatus for emulation of electronic hardware system |
US5377124A (en) | 1989-09-20 | 1994-12-27 | Aptix Corporation | Field programmable printed circuit board |
US5544069A (en) | 1989-09-20 | 1996-08-06 | Aptix Corporation | Structure having different levels of programmable integrated circuits interconnected through bus lines for interconnecting electronic components |
US5654564A (en) | 1990-10-15 | 1997-08-05 | Aptix Corporation | Interconnect structure with programmable IC for interconnecting electronic components, including circuitry for controlling programmable IC |
US5475830A (en) | 1992-01-31 | 1995-12-12 | Quickturn Design Systems, Inc. | Structure and method for providing a reconfigurable emulation circuit without hold time violations |
US5572710A (en) * | 1992-09-11 | 1996-11-05 | Kabushiki Kaisha Toshiba | High speed logic simulation system using time division emulation suitable for large scale logic circuits |
US5414638A (en) | 1992-12-18 | 1995-05-09 | Aptix Corporation | Programmable interconnect architecture |
US5596742A (en) | 1993-04-02 | 1997-01-21 | Massachusetts Institute Of Technology | Virtual interconnections for reconfigurable logic systems |
US5940603A (en) * | 1993-06-24 | 1999-08-17 | Quickturn Design Systems, Inc. | Method and apparatus for emulating multi-ported memory circuits |
US5884066A (en) | 1994-02-16 | 1999-03-16 | Quickturn Design Systems, Inc. | Method and apparatus for a trace buffer in an emulation system |
US5761484A (en) | 1994-04-01 | 1998-06-02 | Massachusetts Institute Of Technology | Virtual interconnections for reconfigurable logic systems |
US5920712A (en) | 1994-05-13 | 1999-07-06 | Quickturn Design Systems, Inc. | Emulation system having multiple emulator clock cycles per emulated clock cycle |
US5551013A (en) | 1994-06-03 | 1996-08-27 | International Business Machines Corporation | Multiprocessor for hardware emulation |
US5847578A (en) | 1994-11-01 | 1998-12-08 | Virtual Machine Works | Programmable multiplexing input/output port |
US5659716A (en) | 1994-11-23 | 1997-08-19 | Virtual Machine Works, Inc. | Pipe-lined static router and scheduler for configurable logic system performing simultaneous communications and computation |
US5850537A (en) | 1994-11-23 | 1998-12-15 | Virtual Machine Works, Inc. | Pipe lined static router and scheduler for configurable logic system performing simultaneous communications and computation |
US5771181A (en) * | 1994-12-14 | 1998-06-23 | Moore; Robert S. | Generation for virtual reality simulator systems |
US5649176A (en) | 1995-08-10 | 1997-07-15 | Virtual Machine Works, Inc. | Transition analysis and circuit resynthesis method and device for digital circuit modeling |
US5754827A (en) | 1995-10-13 | 1998-05-19 | Mentor Graphics Corporation | Method and apparatus for performing fully visible tracing of an emulation |
US5574388A (en) | 1995-10-13 | 1996-11-12 | Mentor Graphics Corporation | Emulation system having a scalable multi-level multi-stage programmable interconnect network |
US5777489A (en) | 1995-10-13 | 1998-07-07 | Mentor Graphics Corporation | Field programmable gate array with integrated debugging facilities |
US5838948A (en) * | 1995-12-01 | 1998-11-17 | Eagle Design Automation, Inc. | System and method for simulation of computer systems combining hardware and software interaction |
US6223148B1 (en) * | 1995-12-18 | 2001-04-24 | Ikos Systems, Inc. | Logic analysis system for logic emulation systems |
US5802348A (en) | 1995-12-18 | 1998-09-01 | Virtual Machine Works, Inc. | Logic analysis system for logic emulation systems |
US5854752A (en) | 1996-01-19 | 1998-12-29 | Ikos Systems, Inc. | Circuit partitioning technique for use with multiplexed inter-connections |
US5790832A (en) | 1996-04-23 | 1998-08-04 | Mentor Graphics Corporation | Method and apparatus for tracing any node of an emulation |
US5822564A (en) | 1996-06-03 | 1998-10-13 | Quickturn Design Systems, Inc. | Checkpointing in an emulation system |
US5748875A (en) * | 1996-06-12 | 1998-05-05 | Simpod, Inc. | Digital logic simulation/emulation system |
US6058492A (en) | 1996-10-17 | 2000-05-02 | Quickturn Design Systems, Inc. | Method and apparatus for design verification using emulation and simulation |
US5963736A (en) | 1997-03-03 | 1999-10-05 | Quickturn Design Systems, Inc. | Software reconfigurable target I/O in a circuit emulation system |
US6694464B1 (en) | 1997-05-30 | 2004-02-17 | Quickturn Design Systems, Inc. | Method and apparatus for dynamically testing electrical interconnect |
US6377912B1 (en) | 1997-05-30 | 2002-04-23 | Quickturn Design Systems, Inc. | Emulation system with time-multiplexed interconnect |
US6020760A (en) | 1997-07-16 | 2000-02-01 | Altera Corporation | I/O buffer circuit with pin multiplexing |
US6034857A (en) | 1997-07-16 | 2000-03-07 | Altera Corporation | Input/output buffer with overcurrent protection circuit |
US6285211B1 (en) | 1997-07-16 | 2001-09-04 | Altera Corporation | I/O buffer circuit with pin multiplexing |
US6259588B1 (en) | 1997-07-16 | 2001-07-10 | Altera Corporation | Input/output buffer with overcurrent protection circuit |
US6035117A (en) | 1998-03-31 | 2000-03-07 | International Business Machines Corporation | Tightly coupled emulation processors |
US6051030A (en) | 1998-03-31 | 2000-04-18 | International Business Machines Corporation | Emulation module having planar array organization |
US6061511A (en) * | 1998-06-12 | 2000-05-09 | Ikos Systems, Inc. | Reconstruction engine for a hardware circuit emulator |
US20050102125A1 (en) * | 1998-08-31 | 2005-05-12 | Verisity Design, Inc. | Inter-chip communication system |
JP2000322281A (en) * | 1999-05-07 | 2000-11-24 | Seiko Epson Corp | Emulation probe board and debugging system |
US6618698B1 (en) | 1999-08-12 | 2003-09-09 | Quickturn Design Systems, Inc. | Clustered processors in an emulation engine |
US6912675B2 (en) * | 2000-03-02 | 2005-06-28 | Texas Instruments Incorporated | Using selective omission to compress on-chip data processor trace and timing information for export |
US6697957B1 (en) | 2000-05-11 | 2004-02-24 | Quickturn Design Systems, Inc. | Emulation circuit with a hold time algorithm, logic analyzer and shadow memory |
US20050066088A1 (en) * | 2000-06-16 | 2005-03-24 | Medtronic, Inc. | Implantable medical device configured for diagnostic emulation through serial communication |
US6850880B1 (en) | 2000-09-06 | 2005-02-01 | Quickturn Design Systems, Inc. | High speed software driven emulator comprised of a plurality of emulation processors with an improved maintenance bus that streams data at high speed |
US6901359B1 (en) | 2000-09-06 | 2005-05-31 | Quickturn Design Systems, Inc. | High speed software driven emulator comprised of a plurality of emulation processors with a method to allow high speed bulk read/write operation synchronous DRAM while refreshing the memory |
US7031903B2 (en) * | 2000-10-18 | 2006-04-18 | Stmicroelectronics Limited | Interface device |
US20020052729A1 (en) * | 2000-10-28 | 2002-05-02 | Kyung Chong Min | Apparatus and method for verifying a logic function of a semiconductor chip |
US6922794B2 (en) * | 2001-05-31 | 2005-07-26 | Fujitsu Limited | Microcomputer with debug supporting function |
US6681377B2 (en) | 2001-09-18 | 2004-01-20 | Quickturn Design Systems, Inc. | Timing resynthesis in a multi-clock emulation system |
US7093051B2 (en) * | 2001-09-25 | 2006-08-15 | Sony Corporation | Dynamic input/output: configurable data bus for optimizing data throughput |
US20040001432A1 (en) * | 2002-06-28 | 2004-01-01 | Douglas Albert Wescott | Embedding a JTAG host controller into an FPGA design |
US6865504B2 (en) * | 2002-08-05 | 2005-03-08 | Texas Instruments Incorporated | Apparatus and method for a reconfigurable pod interface for use with an emulator unit |
US20040239635A1 (en) * | 2003-05-23 | 2004-12-02 | Lerner Ronald L. | Apparatus and method for loop-back testing in a system test/emulation environment |
JP2005134983A (en) * | 2003-10-28 | 2005-05-26 | Matsushita Electric Ind Co Ltd | Lsi evaluation board device |
US7440866B2 (en) * | 2004-06-01 | 2008-10-21 | Quickturn Design Systems Inc. | System and method for validating an input/output voltage of a target system |
US7640155B2 (en) * | 2004-06-01 | 2009-12-29 | Quickturn Design Systems, Inc. | Extensible memory architecture and communication protocol for supporting multiple devices in low-bandwidth, asynchronous applications |
JP2007122597A (en) * | 2005-10-31 | 2007-05-17 | Matsushita Electric Ind Co Ltd | System verification device |
GB2439579A (en) * | 2006-06-30 | 2008-01-02 | Advanced Risc Mach Ltd | Target device programmer |
KR20090053670A (en) * | 2007-11-23 | 2009-05-27 | 한국전자통신연구원 | Apparatus of image tracking soc chip development for ntsc/pal camera |
Non-Patent Citations (5)
Title |
---|
"1.4 System Timing", 2000, Webster Art of Assembly, retrieved from the Internet on Nov. 5, 2008 at http://webster.cs.ucr.edu/AoA/Linux/HTML/SystemOrganizationa4.html, p. 1. * |
Chang et al., "Implementation of BEE: a real-time large-scale hardware emulation engine", Feb. 2003, ACM, Proceedings of the 2003 ACM/SIGDA Eleventh international Symposium on Field Programmable Gate Arrays, pp. 91-99. * |
Chung et al., "ProtoFlex: Towards Scalable, Full-System Multiprocessor Simulations Using FPGAs", Jun. 2009, ACM, ACM Trans. Reconfigurable Technol. Syst. vol. 2, Issue 2, pp. 1-32. * |
Kim et al., "SmartGlue: an interface controller with auto reconfiguration for field programmable computing machine", Jan. 2004, IEEE Press, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, Asia and South Pacific Design Automation Conference, pp. 734-736. * |
Nakamura et al., "A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication", Jun. 2004, ACM, Proceedings of the 41st Annual Design Automation Conference, pp. 299-304. * |
Cited By (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120136645A1 (en) * | 2004-07-06 | 2012-05-31 | Mentor Graphics Corporation | Managing Communication Bandwidth in Co-Verification of Circuit Designs |
US8738352B2 (en) * | 2004-07-06 | 2014-05-27 | Mentor Graphics Corporation | Managing communication bandwidth in co-verification of circuit designs |
WO2012125253A2 (en) * | 2011-03-15 | 2012-09-20 | Intel Corporation | Apparatus, system, and method for timing recovery |
WO2012125253A3 (en) * | 2011-03-15 | 2012-11-22 | Intel Corporation | Apparatus, system, and method for timing recovery |
US8451969B2 (en) | 2011-03-15 | 2013-05-28 | Intel Corporation | Apparatus, system, and method for timing recovery |
US9049001B2 (en) | 2011-03-15 | 2015-06-02 | Intel Corporation | Apparatus, system, and method for timing recovery |
US20130031525A1 (en) * | 2011-07-28 | 2013-01-31 | Fujitsu Limited | Apparatus and method for aiding in designing electronic circuits |
US8832630B2 (en) * | 2011-07-28 | 2014-09-09 | Fujitsu Limited | Apparatus and method for aiding in designing electronic circuits |
US9275183B2 (en) | 2011-07-28 | 2016-03-01 | Fujitsu Limited | Apparatus and method for aiding in designing electronic circuits |
US8959010B1 (en) | 2011-12-08 | 2015-02-17 | Cadence Design Systems, Inc. | Emulation system with improved reliability of interconnect and a method for programming such interconnect |
US8743735B1 (en) | 2012-01-18 | 2014-06-03 | Cadence Design Systems, Inc. | Emulation system for verifying a network device |
US8595683B1 (en) | 2012-04-12 | 2013-11-26 | Cadence Design Systems, Inc. | Generating user clocks for a prototyping environment |
US9684743B2 (en) * | 2015-06-19 | 2017-06-20 | Synopsys, Inc. | Isolated debugging in an FPGA based emulation environment |
US9959376B2 (en) | 2015-06-19 | 2018-05-01 | Synopsys, Inc. | Isolated debugging in an FPGA based emulation environment |
US11099894B2 (en) | 2016-09-28 | 2021-08-24 | Amazon Technologies, Inc. | Intermediate host integrated circuit between virtual machine instance and customer programmable logic |
US11119150B2 (en) | 2016-09-28 | 2021-09-14 | Amazon Technologies, Inc. | Extracting debug information from FPGAs in multi-tenant environments |
US10705995B2 (en) | 2016-09-29 | 2020-07-07 | Amazon Technologies, Inc. | Configurable logic platform with multiple reconfigurable regions |
US10740518B2 (en) | 2016-09-29 | 2020-08-11 | Amazon Technologies, Inc. | Logic repository service |
US10778653B2 (en) | 2016-09-29 | 2020-09-15 | Amazon Technologies, Inc. | Logic repository service using encrypted configuration data |
US11074380B2 (en) | 2016-09-29 | 2021-07-27 | Amazon Technologies, Inc. | Logic repository service |
US11171933B2 (en) | 2016-09-29 | 2021-11-09 | Amazon Technologies, Inc. | Logic repository service using encrypted configuration data |
US11182320B2 (en) | 2016-09-29 | 2021-11-23 | Amazon Technologies, Inc. | Configurable logic platform with multiple reconfigurable regions |
US10642492B2 (en) | 2016-09-30 | 2020-05-05 | Amazon Technologies, Inc. | Controlling access to previously-stored logic in a reconfigurable logic device |
US11275503B2 (en) | 2016-09-30 | 2022-03-15 | Amazon Technologies, Inc. | Controlling access to previously-stored logic in a reconfigurable logic device |
US11115293B2 (en) * | 2016-11-17 | 2021-09-07 | Amazon Technologies, Inc. | Networked programmable logic service provider |
Also Published As
Publication number | Publication date |
---|---|
US20050267727A1 (en) | 2005-12-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7721036B2 (en) | System and method for providing flexible signal routing and timing | |
US7512728B2 (en) | Inter-chip communication system | |
US6810442B1 (en) | Memory mapping system and method | |
US6785873B1 (en) | Emulation system with multiple asynchronous clocks | |
US6754763B2 (en) | Multi-board connection system for use in electronic design automation | |
US7792933B2 (en) | System and method for performing design verification | |
US6651225B1 (en) | Dynamic evaluation logic system and method | |
US5940603A (en) | Method and apparatus for emulating multi-ported memory circuits | |
US7424416B1 (en) | Interfacing hardware emulation to distributed simulation environments | |
US20050228630A1 (en) | VCD-on-demand system and method | |
US7640155B2 (en) | Extensible memory architecture and communication protocol for supporting multiple devices in low-bandwidth, asynchronous applications | |
JPH06295319A (en) | Structure and method for automatically preventing retention time infringement artifact in emulation circuit which is changeable in structure | |
JP2002505024A (en) | Concurrent hardware-software co-simulation | |
JP2005174349A (en) | Device for emulating operation of electronic apparatus | |
JP2002358340A (en) | Circuit for logical emulation, logical board with the circuit, logical emulator, and communication method in logical emulation | |
US20020108094A1 (en) | System and method for designing integrated circuits | |
JPH1131088A (en) | Target i/o capable of reconfiguration of software for circuit emulation system | |
US7231338B2 (en) | Distributed simulation system having phases of a timestep | |
US5630100A (en) | Simulating multi-phase clock designs using a single clock edge based system | |
US7606697B2 (en) | System and method for resolving artifacts in differential signals | |
KR100928134B1 (en) | Custom DCC Systems and Methods | |
US7188277B2 (en) | Integrated circuit | |
US20230169226A1 (en) | Method and system for interfacing a testbench to circuit simulation | |
US20030200070A1 (en) | Simulation of uncharacterized hardware | |
JP2004199425A (en) | Emulation method and device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: QUICKTURN DESIGN SYSTEMS, INC.,CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:POPLACK, MITCHELL G.;MAHER, JOHN A.;REEL/FRAME:016639/0463 Effective date: 20050527 Owner name: QUICKTURN DESIGN SYSTEMS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:POPLACK, MITCHELL G.;MAHER, JOHN A.;REEL/FRAME:016639/0463 Effective date: 20050527 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: CADENCE DESIGN SYSTEMS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QUICKTURN DESIGN SYSTEMS, INC.;REEL/FRAME:027789/0450 Effective date: 20120227 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |