US7577147B2 - Transparent transmission method for administrative information of optical synchronous digital hierarchy devices of multi-vendors - Google Patents

Transparent transmission method for administrative information of optical synchronous digital hierarchy devices of multi-vendors Download PDF

Info

Publication number
US7577147B2
US7577147B2 US11/086,219 US8621905A US7577147B2 US 7577147 B2 US7577147 B2 US 7577147B2 US 8621905 A US8621905 A US 8621905A US 7577147 B2 US7577147 B2 US 7577147B2
Authority
US
United States
Prior art keywords
administrative information
bytes
half area
stm
frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11/086,219
Other versions
US20050163054A1 (en
Inventor
Xiuguo Cui
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Priority to US11/086,219 priority Critical patent/US7577147B2/en
Assigned to HUAWEI TECHNOLOGIES CO., LTD. reassignment HUAWEI TECHNOLOGIES CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CUI, XIUGUO
Publication of US20050163054A1 publication Critical patent/US20050163054A1/en
Application granted granted Critical
Publication of US7577147B2 publication Critical patent/US7577147B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/16Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
    • H04J3/1605Fixed allocated frame structures
    • H04J3/1611Synchronous digital hierarchy [SDH] or SONET
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J14/00Optical multiplex systems
    • H04J14/02Wavelength-division multiplex systems
    • H04J14/0227Operation, administration, maintenance or provisioning [OAMP] of WDM networks, e.g. media access, routing or wavelength allocation
    • H04J14/0254Optical medium access
    • H04J14/0272Transmission of OAMP information
    • H04J14/0273Transmission of OAMP information using optical overhead, e.g. overhead processing
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L41/00Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
    • H04L41/02Standardisation; Integration
    • H04L41/022Multivendor or multi-standard integration
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L41/00Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
    • H04L41/02Standardisation; Integration
    • H04L41/0226Mapping or translating multiple network management protocols
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J2203/00Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
    • H04J2203/0001Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
    • H04J2203/0057Operations, administration and maintenance [OAM]

Definitions

  • the present invention relates to optical synchronous digital transmission, especially to a transparent transmission method for administrative information of optical Synchronous Digital Hierarchy (SDH) devices of multi-vendors.
  • SDH Synchronous Digital Hierarchy
  • the SDH is consisted of SDH Network Elements (NE) and used for synchronous information transmission, multiplex and cross connection on optical fibers.
  • the SDH technique employs a uniform Network Node Interface (NNI) worldwide, which simplifies the processing of signal interconnection, transmission, multiplexing, cross connection and exchange.
  • NNI Network Node Interface
  • the SDH has a set of standardized information structure levels, referred to synchronous transfer mode STM- 1 , STM- 4 , STM- 16 and STM- 64 , and also has a block frame structure that has rich overhead bits, i.e. the remain part in the bit stream of NNI except the net load, which can be used for network operation, administration and maintenance (OAM).
  • OFAM network operation, administration and maintenance
  • the basic SDH network elements include synchronous optical cable system, Synchronous Multiplexer (SM), Add-Drop Multiplexer (ADM) and Synchronous Digital Cross Connection (SDXC) devices etc. Each of them has a uniform standardized optical interface, so they are compatible on an optical cable, i.e., devices of different vendors can be interconnected on an optical circuit. Nevertheless, administrative information for SDH devices of other vendors cannot be transparently transmitted over SDH devices of a vendor in prior arts.
  • SM Synchronous Multiplexer
  • ADM Add-Drop Multiplexer
  • SDXC Synchronous Digital Cross Connection
  • the method comprises the steps of:
  • Step b sending the STM-N frame structure which has been processed in Step a to the backbone network device that is connected to the subnet, and then sending the frame structure to a device on the destination subnet through the backbone network.
  • Step a may further comprises: putting administrative information bytes of a vendor that is different from the vendor that manufactures devices in the backbone network into the designated idle overhead bytes at position of Data Communication Path Bytes (D 1 ⁇ D 12 ) of a STM-N frame structure according to set; meanwhile putting service bytes and user channel bytes of said company into the designated idle overhead bytes at position of Service Bytes (E 1 , E 2 ) and User Channel Bytes (F 1 ) of the STM-N frame structure according to set.
  • D 1 ⁇ D 12 Data Communication Path Bytes
  • F 1 User Channel Bytes
  • Step b may further comprises: extracting administrative information bytes of a SDH device in a SDH network node that has received the frame structure, transforming them to a standard format, and then performing time slot cross for them; after that performing format transformation again and inserting the processed administrative information into a frame structure of a designated line, and then transferring the administrative information to the next designated node through this frame structure.
  • an overhead processor can be used for extracting and inserting said administrative information bytes.
  • transforming the administrative information bytes to a standard format comprises: putting administrative bytes, service bytes and user channel bytes of each company into the preset fixed time slot positions in a Field Programmable Logic Array (FPGA) according to company type.
  • line overhead data can be written into different RAMs for format transformation according to set; overhead data of each company with uniform format can be read out respectively, and a total overhead data can be generated through multiplexing.
  • a RAM can be divided into two halves: upper half area and lower half area, writing and reading line overhead data are separately implemented in upper half area and lower half area. When the reading pointer and the writing point are overlapped, the reading pointer can jump from one half to another half of the RAM and point to the same overhead byte.
  • performing format transformation for administrative information again may further comprise: writing the overhead data into different RAMs for processing according to set with a system clock, and reading out the overhead data with an overhead processor clock that is coincident with the system clock, wherein a RAM is divided into a upper half area and a lower half area, writing and reading line overhead data are separately implemented in upper half area and lower half area.
  • idle overhead bytes in a frame structure of a synchronous transfer mode are defined for transferring administrative information of other companies according to set.
  • administrative information of other companies is put into the defined area of the frame structure, and the administrative information is transferred to the next node through this frame until it reaches the corresponding device of a destination network.
  • administrative information of SDH devices of multi-vendors can be transparently transmitted over SDH devices of a certain vendor. Moreover, this method is simple and reliable.
  • FIG. 1 is a schematic diagram illustrating segment overhead areas of a STM- 64 frame structure.
  • FIG. 2 is a schematic diagram illustrating structure of a network that consists of SDH devices of multi-vendors.
  • FIG. 3 is a block diagram illustrating an overhead data processing system of each node on a backbone transmission network.
  • FIG. 4 is a block diagram illustrating an overhead processing in a FPGA in the line receiving direction.
  • the invention relates to transparent transmitting administrative information of SDH devices of other vendors over SDH devices of a certain vendor.
  • the invention applies idle overhead bytes in a frame structure of a synchronous transfer mode to transparently transmit administrative information of SDH devices of other vendors.
  • FIG. 1 is a schematic diagram illustrating segment overhead areas of a STM- 64 frame structure
  • the first to the 9 N th columns, the first to the third rows and the fifth to the ninth rows are usually set as segment overhead areas.
  • the first to the third rows are set as regenerative segment overhead (RSOH) areas
  • the fifth to the ninth rows are set as multiplex segment overhead (MOSH) areas.
  • RSOH regenerative segment overhead
  • MOSH multiplex segment overhead
  • FIG. 2 which illustrates structure of a network that consists of SDH devices of multi-vendors
  • the SDH devices E, F, G and H of company N are located on the backbone transmission network
  • the network of company M consists of two subnets: A and B, the devices A 1 ⁇ A 4 are located on subnet A and the devices B 1 ⁇ B 4 are located on subnet B.
  • the device A 1 on subnet A of company M is connected to the device H of company N
  • the device B 1 on subnet B of company M is connected to the device G of company N.
  • the embodiment is directed to transmit administrative information for SDH devices of other companies through the backbone transmission network of company N.
  • FIG. 3 illustrates an overhead data processing for each node of company N.
  • transparently transmitting administrative information of subnet A of company M to subnet B of company M via backbone transmission network of company N at least comprises the following steps.
  • each set of overhead data are respectively written into a RAM.
  • each RAM is divided into two halves: upper half area and lower half area, each half area has 32 bytes.
  • a line overhead data clock a set of overhead data is written into the RAM sequentially; and with a system clock, overhead data of each company is read out from the other end of the RAM sequentially.
  • Writing and reading are implemented separately in the two halves, in other words, when data in the upper half area is being written, data in the lower half area is being read; on the contrary, when data in the upper half area is being read, data in the lower half area is being written.
  • the reading pointer jumps to the same overhead byte in another half area, i.e. from upper half area to lower half area or vice versa.
  • Overhead data of several RAMs are multiplexed to a single data bus. As shown in FIG. 4 , when there are four sets of data, data in four RAM chips are multiplexed into overhead data with the transmission speed of 8.192 Mb/s, which are transferred to a time slot cross processor through the overhead bus 201 shown in FIG. 3 .
  • the time slot cross processor makes time slot cross for overhead data to be transformed into standard format, so as to define transmission direction of overhead data corresponding to each company, and then outputs the processed overhead data to an overhead data format transformation FPGA through overhead bus 202 .
  • the FPGA makes format transformation for time slot crossed overhead data and writes them to different RAMs according to company type with the system clock, and then overhead data in each RAM chip are read out with overhead processor clock that is synchronized with the system clock, finally the overhead processor respectively inserts overhead data corresponding to each company into STM- 64 frame structures of different lines.
  • the STM- 64 frame transfers administrative information to different nodes, a node that has received the frame processes the administrative information again and transfers them to a designated node, the rest can be deduced by analog, until the administrative information corresponding to other companies has been transferred to the designated positions.
  • the node H of company N inserts administrative information of company M to the eastward line and the westward line, respectively, wherein said eastward line and westward line are called relative to the node H.
  • the administrative information inserted to the eastward line is the main administrative information
  • the administrative information inserted to the westward line is the spare administrative information.
  • the main and spare administrative information inserted by the node H to its eastward line and westward line is transferred to the node G of company N.
  • the node G After the node G has extracted the administrative information, format transformation and time slot cross are made, and the administrative information of company M is inserted to the main lines and the spare lines between node G and node B 1 . Therefore, the administrative information of subnet A of company M is transferred to subnet B of company M.
  • sets of idle overhead bytes in a synchronous transfer mode are defined to transfer administrative information of other companies.
  • an overhead processor extracts administrative information bytes, a FPGA transforms them to a standard format, and then time slot cross is made to define transmission direction of the administrative information. After that, the administrative information is transformed again by a FPGA and inserted to frame structure of a designated line. With this mode, the administrative information is transferred continuously until it is transferred to the designated position.
  • administrative information of SDH devices of other companies can be transparently transmitted over a SDH device of one company.

Abstract

The invention discloses a transparent transmission method for administrative information of SDH devices manufactured by multi-vendors. First, idle overhead bytes of a frame structure of synchronous transfer mode are defined to transfer administrative information of other vendors. At each node of a transmission network, the administrative information is extracted and transformed to a uniform format. After time slot cross, transmission direction of each vendor's administrative information is defined. After format transformation has been implemented again, the administrative information of each vendor is inserted in a frame structure of a designated line. After that, the frame transfers each vendor's administrative information to other nodes, the rest can be deduced by analog, until administrative information of other vendors is transferred to a designated position. With this method, administrative information of SDH devices of multi-vendors can be transparently transmitted over SDH devices of a certain vendor. Moreover, this method is simple and reliable.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This application is a continuation of international application no. PCT/CN2003/000606 filed on Jul. 28, 2003. This application claims the benefit of Chinese patent application no. 02130967.1 filed on Sep. 23, 2002. The disclosures of the above applications are incorporated herein by reference.
FIELD OF THE INVENTION
The present invention relates to optical synchronous digital transmission, especially to a transparent transmission method for administrative information of optical Synchronous Digital Hierarchy (SDH) devices of multi-vendors.
BACKGROUND OF THE INVENTION
As a new generation of network transmission mode, the SDH is consisted of SDH Network Elements (NE) and used for synchronous information transmission, multiplex and cross connection on optical fibers. The SDH technique employs a uniform Network Node Interface (NNI) worldwide, which simplifies the processing of signal interconnection, transmission, multiplexing, cross connection and exchange. The SDH has a set of standardized information structure levels, referred to synchronous transfer mode STM-1, STM-4, STM-16 and STM-64, and also has a block frame structure that has rich overhead bits, i.e. the remain part in the bit stream of NNI except the net load, which can be used for network operation, administration and maintenance (OAM). The basic SDH network elements include synchronous optical cable system, Synchronous Multiplexer (SM), Add-Drop Multiplexer (ADM) and Synchronous Digital Cross Connection (SDXC) devices etc. Each of them has a uniform standardized optical interface, so they are compatible on an optical cable, i.e., devices of different vendors can be interconnected on an optical circuit. Nevertheless, administrative information for SDH devices of other vendors cannot be transparently transmitted over SDH devices of a vendor in prior arts.
SUMMARY OF THE INVENTION
In view of this, it is an object of the invention to provide a transparent transmission method for administrative information of SDH devices of multi-vendors over SDH devices of a vendor in order that administrative information can be transferred between SDH devices of different vendors.
To achieve this object, the method comprises the steps of:
a. putting administrative information of a subnet device manufactured by a vendor which is different from the vendor that manufactures SDH devices in a backbone network into a designated area of a Synchronous Transfer Mode (STM-N) frame structure; and
b. sending the STM-N frame structure which has been processed in Step a to the backbone network device that is connected to the subnet, and then sending the frame structure to a device on the destination subnet through the backbone network.
In this method, Step a may further comprises: putting administrative information bytes of a vendor that is different from the vendor that manufactures devices in the backbone network into the designated idle overhead bytes at position of Data Communication Path Bytes (D1˜D12) of a STM-N frame structure according to set; meanwhile putting service bytes and user channel bytes of said company into the designated idle overhead bytes at position of Service Bytes (E1, E2) and User Channel Bytes (F1) of the STM-N frame structure according to set.
In this method, Step b may further comprises: extracting administrative information bytes of a SDH device in a SDH network node that has received the frame structure, transforming them to a standard format, and then performing time slot cross for them; after that performing format transformation again and inserting the processed administrative information into a frame structure of a designated line, and then transferring the administrative information to the next designated node through this frame structure. Here, an overhead processor can be used for extracting and inserting said administrative information bytes.
Under this circumstance, transforming the administrative information bytes to a standard format comprises: putting administrative bytes, service bytes and user channel bytes of each company into the preset fixed time slot positions in a Field Programmable Logic Array (FPGA) according to company type. Meanwhile, line overhead data can be written into different RAMs for format transformation according to set; overhead data of each company with uniform format can be read out respectively, and a total overhead data can be generated through multiplexing. Here, a RAM can be divided into two halves: upper half area and lower half area, writing and reading line overhead data are separately implemented in upper half area and lower half area. When the reading pointer and the writing point are overlapped, the reading pointer can jump from one half to another half of the RAM and point to the same overhead byte.
In this method, performing format transformation for administrative information again may further comprise: writing the overhead data into different RAMs for processing according to set with a system clock, and reading out the overhead data with an overhead processor clock that is coincident with the system clock, wherein a RAM is divided into a upper half area and a lower half area, writing and reading line overhead data are separately implemented in upper half area and lower half area.
It can be seen from the technical scheme of the invention that idle overhead bytes in a frame structure of a synchronous transfer mode are defined for transferring administrative information of other companies according to set. During transmission, administrative information of other companies is put into the defined area of the frame structure, and the administrative information is transferred to the next node through this frame until it reaches the corresponding device of a destination network. With this method, administrative information of SDH devices of multi-vendors can be transparently transmitted over SDH devices of a certain vendor. Moreover, this method is simple and reliable.
Further areas of applicability of the present invention will become apparent from the detailed description provided hereinafter. It should be understood that the detailed description and specific examples, while indicating the preferred embodiment of the invention, are intended for purposes of illustration only and are not intended to limit the scope of the invention.
BRIEF DESCRIPTION OF THE DRAWINGS
The present invention will become more fully understood from the detailed description and the accompanying drawings, wherein:
FIG. 1 is a schematic diagram illustrating segment overhead areas of a STM-64 frame structure.
FIG. 2 is a schematic diagram illustrating structure of a network that consists of SDH devices of multi-vendors.
FIG. 3 is a block diagram illustrating an overhead data processing system of each node on a backbone transmission network.
FIG. 4 is a block diagram illustrating an overhead processing in a FPGA in the line receiving direction.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
The following description of the preferred embodiment(s) is merely exemplary in nature and is in no way intended to limit the invention, its application, or uses.
The invention will be described in more detail hereinafter, with reference to the accompanying drawing and embodiments.
The invention relates to transparent transmitting administrative information of SDH devices of other vendors over SDH devices of a certain vendor. The invention applies idle overhead bytes in a frame structure of a synchronous transfer mode to transparently transmit administrative information of SDH devices of other vendors. First, in each node of a transmission network, the above-mentioned administrative information is extracted and transformed to a uniform format by a FPGA. After the transmission direction is defined through time slot cross, the administrative information is made format transformation by FPGA again and inserted to the defined line. In this way, the administrative information of SDH devices of other vendors can be transparently transmitted over SDH devices of a certain vendor.
Referring to FIG. 1 which is a schematic diagram illustrating segment overhead areas of a STM-64 frame structure, in the frame structure, the first to the 9 Nth columns, the first to the third rows and the fifth to the ninth rows are usually set as segment overhead areas. Among them, the first to the third rows are set as regenerative segment overhead (RSOH) areas, and the fifth to the ninth rows are set as multiplex segment overhead (MOSH) areas. In these two areas, except for the segments that have been defined as overhead bytes for the frame structure itself, all of the others are idle overhead segments in which self-defined information can be put. In this embodiment, it is defined that 36 additive bytes of D1 [A:C] to D12[A:C] are used to transparently transmit administrative information for devices of other vendors (DCC), and 9 additive bytes of E1[A:C], E2[A:C] and F1[A:C] are used to transparently transmit E1, E2 and F1 for devices of other vendors. Here, suppose DCC, E1, E2 and F1 bytes for devices of three different vendors can be transparently transmitted over the backbone transmission network of company N, whereby three sets of bytes are defined for each byte.
Referring to FIG. 2 which illustrates structure of a network that consists of SDH devices of multi-vendors, the SDH devices E, F, G and H of company N are located on the backbone transmission network, the network of company M consists of two subnets: A and B, the devices A1˜A4 are located on subnet A and the devices B1˜B4 are located on subnet B. Through main and spare optical fibers, the device A1 on subnet A of company M is connected to the device H of company N, the device B1 on subnet B of company M is connected to the device G of company N. The embodiment is directed to transmit administrative information for SDH devices of other companies through the backbone transmission network of company N. Taking SDH devices of company M as an example, in the subnet A of company M, administrative information for the SDH device A4 can be transferred to all devices on subnet A including the device A1, and will be output to the device H which is a connection node of subnet A and backbone transmission network via A1. In order to assure the transmission reliability, usually main optical fiber and spare optical fiber as shown in FIG. 2 are applied.
FIG. 3 illustrates an overhead data processing for each node of company N. Referring to FIG. 3 and taking node H on backbone transmission network of company N as an example, transparently transmitting administrative information of subnet A of company M to subnet B of company M via backbone transmission network of company N at least comprises the following steps.
In the first step, administrative information bytes DCC and overhead bytes E1, E2 and F1 for node A1 of company M on both main and spare optical fibers are extracted by an overhead processor of node H of company N, and then transformed to overhead bytes with standard format as shown in Table 1 after overhead format transformation has been done by a FPGA. Table 1 specifically describes standard format of administrative information in the condition that administrative information of three companies is transparently transmitted. In Table 1, the above-mentioned standard format means that DCC, E1, E2 and F1 bytes of each company are stored in predefined time slots; [A:D] shows that except one set of information for company N itself, other three identical sets of storage space are used for transparent transmission of administrative information for other three companies.
Then, each set of overhead data are respectively written into a RAM. Referring to FIG. 4, each RAM is divided into two halves: upper half area and lower half area, each half area has 32 bytes. With a line overhead data clock, a set of overhead data is written into the RAM sequentially; and with a system clock, overhead data of each company is read out from the other end of the RAM sequentially. Writing and reading are implemented separately in the two halves, in other words, when data in the upper half area is being written, data in the lower half area is being read; on the contrary, when data in the upper half area is being read, data in the lower half area is being written. If the reading pointer is overlapped with the writing pointer, the reading pointer jumps to the same overhead byte in another half area, i.e. from upper half area to lower half area or vice versa. Overhead data of several RAMs are multiplexed to a single data bus. As shown in FIG. 4, when there are four sets of data, data in four RAM chips are multiplexed into overhead data with the transmission speed of 8.192 Mb/s, which are transferred to a time slot cross processor through the overhead bus 201 shown in FIG. 3.
TABLE 1
Time Slot Position Byte Name
00:[A:D] E1
01:[A:D] F1
02:[A:D] D1
03:[A:D] D2
04:[A:D] D3
05:[A:D] Reserved.
06:[A:D] Reserved
07:[A:D] Reserved
08:[A:D] Reserved
09:[A:D] D4
10:[A:D] Reserved
11:[A:D] D5
12:[A:D] D6
13:[A:D] D7
14:[A:D] D8
15:[A:D] D9
16:[A:D] D10
17:[A:D] D11
18:[A:D] D12
19:[A:D] Reserved
20:[A:D] E2
21:[A:D] Reserved
22:[A:D] Reserved
23:[A:D] Reserved
24:[A:D] Reserved
25:[A:D] Reserved
26:[A:D] Reserved
27:[A:D] Reserved
28:[A:D] Reserved
29:[A:D] Reserved
30:[A:D] Reserved
31:[A:D] Reserved
In the second step, the time slot cross processor makes time slot cross for overhead data to be transformed into standard format, so as to define transmission direction of overhead data corresponding to each company, and then outputs the processed overhead data to an overhead data format transformation FPGA through overhead bus 202.
In the third step, the FPGA makes format transformation for time slot crossed overhead data and writes them to different RAMs according to company type with the system clock, and then overhead data in each RAM chip are read out with overhead processor clock that is synchronized with the system clock, finally the overhead processor respectively inserts overhead data corresponding to each company into STM-64 frame structures of different lines.
The STM-64 frame transfers administrative information to different nodes, a node that has received the frame processes the administrative information again and transfers them to a designated node, the rest can be deduced by analog, until the administrative information corresponding to other companies has been transferred to the designated positions. Referring to FIG. 2 and taking administrative information of company M as an example, the node H of company N inserts administrative information of company M to the eastward line and the westward line, respectively, wherein said eastward line and westward line are called relative to the node H. The administrative information inserted to the eastward line is the main administrative information, and the administrative information inserted to the westward line is the spare administrative information. Similarly, there are the eastward line and the westward line of node G, as shown in FIG. 2, which are called relative to the node G. The main and spare administrative information inserted by the node H to its eastward line and westward line is transferred to the node G of company N. After the node G has extracted the administrative information, format transformation and time slot cross are made, and the administrative information of company M is inserted to the main lines and the spare lines between node G and node B1. Therefore, the administrative information of subnet A of company M is transferred to subnet B of company M.
In this invention, sets of idle overhead bytes in a synchronous transfer mode are defined to transfer administrative information of other companies. In each node of a transmission network, an overhead processor extracts administrative information bytes, a FPGA transforms them to a standard format, and then time slot cross is made to define transmission direction of the administrative information. After that, the administrative information is transformed again by a FPGA and inserted to frame structure of a designated line. With this mode, the administrative information is transferred continuously until it is transferred to the designated position. With the method, administrative information of SDH devices of other companies can be transparently transmitted over a SDH device of one company.
Although the present invention has been described with reference to specific exemplary embodiments, it will be evident that various modification and changes can be made to these embodiments without departing from the broader spirit of the invention as set forth in the claims. Accordingly, the specification and drawings are to be regarded in an illustrative sense rather than in a restrictive sense.
The description of the invention is merely exemplary in nature and, thus, variations that do not depart from the gist of the invention are intended to be within the scope of the invention. Such variations are not to be regarded as a departure from the spirit and scope of the invention.

Claims (11)

1. A transparent transmission method for administrative information of optical synchronous digital hierarchy (SDH) devices of multi-vendors, comprising:
putting, by a first device in a first subnet connected to a backbone network, administrative information of the first device into a designated area of a first Synchronous Transfer Mode (STM-N) frame, the first device being manufactured by a vendor which is not the vendor manufacturing a SDH device in the backbone network;
sending, by the first device, the first STM-N frame to the SDH device in the backbone network, and then extracting, by the SDH device, the administrative information from the first STM-N frame, and sending a second STM-N frame including the administrative information to a second device in a destination subnet through the backbone network;
after extracting the administrative information from the first STM-N frame, transforming, by the SDH device in the backbone network, the administrative information to a standard format, and then performing time slot cross to define a transmission direction of the administrative information; and
performing a second format transformation for the once-transformed administrative information and inserting the twice-transformed administrative information into the second STM-N frame of a designated line after the second format transformation, and then transferring the second STM-N frame to a next designated node.
2. The method of claim 1, wherein an overhead processor is used for extracting the administrative information and inserting the administrative information.
3. The method of claim 1, further comprising:
putting administrative information, service bytes and user channel bytes of each of the vendors into preset fixed time slot positions in a Field Programmable Logic Array (FPGA).
4. The method of claim 3, further comprising:
writing the administrative information, the service bytes, and the user channel bytes of each of the vendors into a designated RAM for format transformation respectively;
reading out the administrative information, the service bytes and the user channel bytes of each of the vendors in the standard format respectively, and generating total overhead data through multiplexing, wherein each of the designated RAMs is divided into an upper half area and a lower half area, and writing and reading the administrative information, the service bytes, and the user channel bytes are separately implemented in the upper half area and the lower half area.
5. The method of claim 4, further comprising:
when the reading pointer and the writing pointer of one of the designated RAMs are overlapped, the reading pointer jumping from one of the upper half area and the lower half area of the one designated RAM to the other and pointing to the same overhead byte.
6. The method of claim 1, wherein said performing a second format transformation comprises:
writing administrative information, service bytes and user channel bytes into different RAMs for processing with a system clock, and reading out the administrative information, the service bytes and the user channel bytes with an overhead processor clock that is synchronous with the system clock, wherein a RAM is divided into an upper half area and a lower half area, writing and reading the administrative information, the service bytes and the channel bytes are separately implemented in the upper half area and the lower half area.
7. The method of claim 1, wherein said putting administrative information of a first device comprises:
putting the administrative information into designated idle overhead bytes at the positions of Data Communication Path Bytes (D1˜D12) of the first STM-N frame;
putting service bytes and user channel bytes into designated idle overhead bytes at the positions of Service Bytes (El, E2) and User Channel Bytes (F1) of the first STM-N frame.
8. A transparent transmission method for administrative information of optical synchronous digital hierarchy (SDH) devices of multi-vendors, comprising:
putting, by a first device in a first subnet connected to a backbone network, administrative information of the first device into a designated area of a first Synchronous Transfer Mode (STM-N) frame, the first device being manufactured by a vendor which is not the vendor manufacturing a SDH device in the backbone network;
sending, by the first device, the first STM-N frame to the SDH device in the backbone network, and then extracting, by the SDH device, the administrative information from the first STM-N frame, and sending a second STM-N frame including the administrative information to a second device in a destination subnet through the backbone network; and
putting administrative information, service bytes and user channel bytes of each of the vendors into preset fixed time slot positions in a Field Programmable Logic Array (FPGA).
9. The method of claim 8, further comprising:
writing the administrative information, the service bytes, and the user channel bytes of each of the vendors into a designated RAM for format transformation respectively;
reading out the administrative information, the service bytes and the user channel bytes of each of the vendors in the standard format respectively, and generating total overhead data through multiplexing, wherein each of the designated RAMs is divided into an upper half area and a lower half area, and writing and reading the administrative information, the service bytes, and the user channel bytes are separately implemented in the upper half area and the lower half area.
10. The method of claim 9, further comprising:
when the reading pointer and the writing pointer of one of the designated RAMs are overlapped, the reading pointer jumping from one of the upper half area and the lower half area of the one designated RAM to the other and pointing to the same overhead byte.
11. A transparent transmission method for administrative information of optical synchronous digital hierarchy (SDH) devices of multi-vendors, comprising:
putting, by a first device in a first subnet connected to a backbone network, administrative information of the first device into a designated area of a first Synchronous Transfer Mode (STM-N) frame, the first device being manufactured by a vendor which is not the vendor manufacturing a SDH device in the backbone network; and
sending, by the first device, the first STM-N frame to the SDH device in the backbone network, and then extracting, by the SDH device, the administrative information from the first STM-N frame, and sending a second STM-N frame including the administrative information to a second device in a destination subnet through the backbone network;
wherein said performing a second format transformation comprises:
writing administrative information, service bytes and user channel bytes into different RAMs for processing with a system clock, and reading out the administrative information, the service bytes and the user channel bytes with an overhead processor clock that is synchronous with the system clock, wherein a RAM is divided into an upper half area and a lower half area, writing and reading the administrative information, the service bytes and the channel bytes are separately implemented in the upper half area and the lower half area.
US11/086,219 2002-09-23 2005-03-22 Transparent transmission method for administrative information of optical synchronous digital hierarchy devices of multi-vendors Active 2026-06-07 US7577147B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/086,219 US7577147B2 (en) 2002-09-23 2005-03-22 Transparent transmission method for administrative information of optical synchronous digital hierarchy devices of multi-vendors

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
CNB021309671A CN1241361C (en) 2002-09-23 2002-09-23 Transparent transmission method of mutiple manufacturer SDH device management information
CN02130967.1 2002-09-23
PCT/CN2003/000606 WO2004043002A1 (en) 2002-09-23 2003-07-28 A method for transparently transmitting the management information of multi-manufacturer optical synchronous digital hierachy devices
US11/086,219 US7577147B2 (en) 2002-09-23 2005-03-22 Transparent transmission method for administrative information of optical synchronous digital hierarchy devices of multi-vendors

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2003/000606 Continuation WO2004043002A1 (en) 2002-09-23 2003-07-28 A method for transparently transmitting the management information of multi-manufacturer optical synchronous digital hierachy devices

Publications (2)

Publication Number Publication Date
US20050163054A1 US20050163054A1 (en) 2005-07-28
US7577147B2 true US7577147B2 (en) 2009-08-18

Family

ID=32097522

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/086,219 Active 2026-06-07 US7577147B2 (en) 2002-09-23 2005-03-22 Transparent transmission method for administrative information of optical synchronous digital hierarchy devices of multi-vendors

Country Status (9)

Country Link
US (1) US7577147B2 (en)
EP (1) EP1548977B1 (en)
CN (1) CN1241361C (en)
AT (1) ATE422753T1 (en)
AU (1) AU2003252530A1 (en)
BR (2) BRPI0304186B8 (en)
DE (1) DE60326156D1 (en)
RU (1) RU2248101C1 (en)
WO (1) WO2004043002A1 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1983887B (en) * 2006-04-22 2011-09-14 华为技术有限公司 Method and system for processing different time-gap number strategy
US7860125B2 (en) * 2008-01-28 2010-12-28 Cisco Techology, Inc. Flexible time stamping
CN101610124B (en) * 2008-06-19 2013-07-24 上海贝尔阿尔卡特股份有限公司 Method and device for managing and controlling optical communication network nodes
CN101938308A (en) * 2009-06-29 2011-01-05 中兴通讯股份有限公司 SDH equipment and method for transmitting ECC information in network consisting of same
CN102957634A (en) * 2011-08-22 2013-03-06 中兴通讯股份有限公司 Method and device for transmission of ECC (embedded control channel) information
WO2014086001A1 (en) * 2012-12-05 2014-06-12 华为技术有限公司 Information transmission method, optical cross site and information transmission system
CN107979784A (en) * 2017-12-28 2018-05-01 中国电子科技集团公司第三十四研究所 A kind of transparent transmission device and transmitting method of duties and webmaster based on ASON
CN111817838B (en) * 2020-07-16 2023-07-11 浙江亿邦通信科技有限公司 Data cross processing system and method thereof
CN112543349B (en) * 2020-11-27 2023-03-14 西安空间无线电技术研究所 Multi-port high-speed data synchronous transmission method
CN113115137B (en) * 2021-03-22 2022-09-30 烽火通信科技股份有限公司 DCC (distributed control channel) overhead transparent transmission method and device

Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5465252A (en) * 1991-02-12 1995-11-07 Siemens Aktiengesellschaft Method for receiving and delivering section overheads of and for STM-1 signals in a section-overhead server of a network node
US5490142A (en) 1994-09-30 1996-02-06 Alcatel Network Systems, Inc. VT group optical extension interface and VT group optical extension format method
US5572515A (en) * 1994-12-28 1996-11-05 Tektronix, Inc. Sonet/SDH signal recognition and selection
US5841760A (en) 1997-04-24 1998-11-24 Northern Telecom Limited Transparent multiplexer/demultiplexer
US5857092A (en) * 1995-09-26 1999-01-05 Fujitsu Limited Interface apparatus for SDH/SONET interconnection
US5987027A (en) 1996-11-08 1999-11-16 Alcatel Cross-connect multirate/multicast SDH/SONET rearrangement procedure and cross-connect using same
US6094440A (en) * 1996-07-05 2000-07-25 Hitachi, Ltd. Multiplex type transmitting apparatus
EP1037421A2 (en) 1999-03-18 2000-09-20 Fujitsu Limited Transmission method and apparatus for transmitting low-speed SDH signals using a high-speed SDH frame
US6128284A (en) * 1997-07-11 2000-10-03 Fujitsu Limited SDH-communication-network/already existing communication network monitoring and integrating apparatus and its method
US20020037019A1 (en) * 2000-09-26 2002-03-28 Alcatel Transport module for SDH/SONET
US20020093949A1 (en) * 1999-09-14 2002-07-18 Kazuhito Yasue Circuit emulation system, circuit emulation method, and sender- and receiver-side transmitters for the system
US6714531B1 (en) * 1998-03-18 2004-03-30 Fujitsu Limited Method and device for avoiding error of pointer process in SDH radio communication
US6765928B1 (en) * 1998-09-02 2004-07-20 Cisco Technology, Inc. Method and apparatus for transceiving multiple services data simultaneously over SONET/SDH
US6781958B1 (en) * 1999-03-18 2004-08-24 Ando Electric Co., Ltd. Monitor circuit for extracting administration information in a communication frame
US20050195855A1 (en) * 2001-05-04 2005-09-08 Slt Logic Llc System and method for policing multiple data flows and multi-protocol data flows
US7139286B2 (en) * 2001-03-29 2006-11-21 Nec Electronics Corporation Method and system for insertion and extraction of overhead in SONET/SDH
US7173930B2 (en) * 1999-10-26 2007-02-06 Ciena Corporation Transparent flexible concatenation

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5465252A (en) * 1991-02-12 1995-11-07 Siemens Aktiengesellschaft Method for receiving and delivering section overheads of and for STM-1 signals in a section-overhead server of a network node
US5490142A (en) 1994-09-30 1996-02-06 Alcatel Network Systems, Inc. VT group optical extension interface and VT group optical extension format method
US5572515A (en) * 1994-12-28 1996-11-05 Tektronix, Inc. Sonet/SDH signal recognition and selection
US5857092A (en) * 1995-09-26 1999-01-05 Fujitsu Limited Interface apparatus for SDH/SONET interconnection
US6094440A (en) * 1996-07-05 2000-07-25 Hitachi, Ltd. Multiplex type transmitting apparatus
US6411631B1 (en) * 1996-07-05 2002-06-25 Hitachi, Ltd. Multiplex type transmitting apparatus
US5987027A (en) 1996-11-08 1999-11-16 Alcatel Cross-connect multirate/multicast SDH/SONET rearrangement procedure and cross-connect using same
US5841760A (en) 1997-04-24 1998-11-24 Northern Telecom Limited Transparent multiplexer/demultiplexer
US6128284A (en) * 1997-07-11 2000-10-03 Fujitsu Limited SDH-communication-network/already existing communication network monitoring and integrating apparatus and its method
US6714531B1 (en) * 1998-03-18 2004-03-30 Fujitsu Limited Method and device for avoiding error of pointer process in SDH radio communication
US6765928B1 (en) * 1998-09-02 2004-07-20 Cisco Technology, Inc. Method and apparatus for transceiving multiple services data simultaneously over SONET/SDH
EP1037421A2 (en) 1999-03-18 2000-09-20 Fujitsu Limited Transmission method and apparatus for transmitting low-speed SDH signals using a high-speed SDH frame
US6781958B1 (en) * 1999-03-18 2004-08-24 Ando Electric Co., Ltd. Monitor circuit for extracting administration information in a communication frame
US20020093949A1 (en) * 1999-09-14 2002-07-18 Kazuhito Yasue Circuit emulation system, circuit emulation method, and sender- and receiver-side transmitters for the system
US7173930B2 (en) * 1999-10-26 2007-02-06 Ciena Corporation Transparent flexible concatenation
US20020037019A1 (en) * 2000-09-26 2002-03-28 Alcatel Transport module for SDH/SONET
US7139286B2 (en) * 2001-03-29 2006-11-21 Nec Electronics Corporation Method and system for insertion and extraction of overhead in SONET/SDH
US20050195855A1 (en) * 2001-05-04 2005-09-08 Slt Logic Llc System and method for policing multiple data flows and multi-protocol data flows

Also Published As

Publication number Publication date
EP1548977A1 (en) 2005-06-29
BRPI0304186B1 (en) 2018-09-18
CN1486026A (en) 2004-03-31
US20050163054A1 (en) 2005-07-28
EP1548977B1 (en) 2009-02-11
ATE422753T1 (en) 2009-02-15
AU2003252530A1 (en) 2004-06-07
DE60326156D1 (en) 2009-03-26
RU2248101C1 (en) 2005-03-10
CN1241361C (en) 2006-02-08
BRPI0304186B8 (en) 2019-08-27
BR0304186A (en) 2004-08-31
EP1548977A4 (en) 2007-04-25
WO2004043002A1 (en) 2004-05-21

Similar Documents

Publication Publication Date Title
US7577147B2 (en) Transparent transmission method for administrative information of optical synchronous digital hierarchy devices of multi-vendors
CN1781288B (en) Multi-rate,multi-protocol,multi-port line interface for a multiservice switching platform
US6667973B1 (en) Flexible SONET access and transmission systems
US5757793A (en) Integrated multi-rate cross-connect system
NZ245918A (en) Network cross-connect and multiserver element
JPH10173657A (en) Transmission device
AU656794B2 (en) Virtual tributary path idle insertion using timeslot interchange
US6765933B1 (en) Inter-chip port and method for supporting high rate data streams in SDH and SONET transport networks
US5490142A (en) VT group optical extension interface and VT group optical extension format method
CN1625858B (en) Method for transmitting service Information from input interface of network unit capable of exchanging different types of service Information to output interface
CN101394335B (en) Synchronous digital cross connecting self-routing method and system
US5457691A (en) Method and apparatus for intrasystem communication links in a transmission system using synchronous data hierarchy
US7808991B2 (en) Network-based data transport architecture
US20030048747A1 (en) Transmission device
US7778285B2 (en) Method and apparatus for extraction and insertion of plesiochronous overhead data
EP1217774A2 (en) Method of transparently transporting sonet STS-3C frame information across a network
JP3569914B2 (en) Hybrid switch device
JP2001333440A (en) Optical network element
JP2000049791A (en) Ip datagram encapsulation method and ip processor
JP2937666B2 (en) Cross connect device
JP2001007829A (en) Optical monitor channel transfer device
JP3264212B2 (en) Ring network
JP2980050B2 (en) SDH transmission system
JP3485251B2 (en) Transmission device and data termination method
KR100399413B1 (en) High Order Connection Device of Synchronous Digital Hierarchy Transfer System

Legal Events

Date Code Title Description
AS Assignment

Owner name: HUAWEI TECHNOLOGIES CO., LTD., CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CUI, XIUGUO;REEL/FRAME:015948/0528

Effective date: 20050311

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12