US7486123B2 - Set/reset latch with minimum single event upset - Google Patents
Set/reset latch with minimum single event upset Download PDFInfo
- Publication number
- US7486123B2 US7486123B2 US11/972,233 US97223308A US7486123B2 US 7486123 B2 US7486123 B2 US 7486123B2 US 97223308 A US97223308 A US 97223308A US 7486123 B2 US7486123 B2 US 7486123B2
- Authority
- US
- United States
- Prior art keywords
- latch
- output node
- ground
- voltage supply
- node
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
- H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
- H03K3/0375—Bistable circuits provided with means for increasing reliability; for protection; for ensuring a predetermined initial state when the supply voltage has been applied; for storing the actual state when the supply voltage fails
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
- H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
- H03K3/356121—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit with synchronous operation
Definitions
- the present invention relates generally to the data processing field, and more particularly, relates to a method and latch circuits having set/reset capability for implementing enhanced noise immunity performance.
- a need exists for a latch such as a shift register latch or level sensitive scan design (LSSD) L 1 L 2 latch, with set/reset capability and able to maintain its latched states regardless of glitches on any one of its internal nodes.
- LSSD level sensitive scan design
- Such glitches can be caused by noise internal to the chip or free charge produced by impacts from incident radiation.
- the latch includes gating devices to gate paths to an incorrect state with at least one gating device having a terminal that is tied to the output of the latch.
- the output of the latch can have a long wire connected to other logic that makes the latch output susceptible to noise. The noise on the wire can diminish the protection of the gating device and the latch also does not have set or reset capability.
- Principal aspects of the present invention are to provide a method and latch circuits having set/reset capability for implementing enhanced noise immunity performance.
- Other important aspects of the present invention are to provide such method and latch circuits having set/reset capability for implementing enhanced noise immunity performance substantially without negative effect and that overcome many of the disadvantages of prior art arrangements.
- Each latch circuit includes an L 1 latch and an L 2 latch coupled to the L 1 latch. Data is first latched in the L 1 latch during a first half clock cycle and then latched in the L 2 latch during a second half clock cycle. A plurality of gated transistors in both the L 1 latch and the L 2 latch gate off a path opposite a latched data state.
- the L 1 latch and the L 2 latch when a node is latched to a low data state, a path from the node to a voltage supply rail is gated off.
- a path from the node to ground is gated off.
- the L 2 latched data states are used to gate off paths in the L 1 latch.
- the L 1 latched data states are used to gate off paths in the L 2 latch.
- An internal node L 1 _T of the L 1 latch and a first internal node L 2 _T of the L 2 latch have the same state as the input data.
- An output node L 1 _TP of the L 1 latch and a second internal node L 2 _N of the L 2 latch has an inverse state as the input data.
- a stack of series connected transistors between the internal node L 1 _T and the voltage supply includes a PFET connected to voltage supply having a gate input coupled to the second internal node L 2 _N of the L 2 latch.
- a stack of series connected transistors between the internal node L 1 _T and ground includes an NFET connected to ground having a gate input coupled to the second internal node L 2 _N of the L 2 latch.
- a stack of series connected transistors between the output node L 1 _TP and the voltage supply includes a PFET connected to voltage supply having a gate input coupled to the second internal node L 2 _T of the L 2 latch.
- a stack of series connected transistors between the output node L 1 _TP and ground includes an NFET connected to ground having a gate input coupled to the second internal node L 2 _T of the L 2 latch.
- a stack of series connected transistors between the internal node L 2 _T and the voltage supply includes a PFET connected to voltage supply having a gate input coupled to the output node L 1 _TP of the L 1 latch.
- a stack of series connected transistors between the internal node L 2 _T and ground includes an NFET connected to ground having a gate input coupled to the output node L 1 _TP of the L 1 latch.
- both a stack of series connected transistors between the internal node L 2 _N and the voltage supply and a stack of series connected transistors between the output node L 2 and the voltage supply includes a PFET connected to voltage supply having a gate input coupled to the output node L 1 _TP of the L 1 latch.
- a stack of series connected transistors between the internal node L 2 _N and ground and a stack of series connected transistors between the output node L 2 and ground includes an NFET connected to ground, each having a gate input coupled to the output node L 1 _TP of the L 1 latch.
- the latch circuits have set/reset capability.
- the L 1 latch includes an NFET connected between an output node L 1 _TP and ground and receiving a gate set input that pulls the output node L 1 _TP low when the set input SET goes high.
- the L 1 latch includes a PFET coupled between an output node L 1 _TP and a voltage supply and receiving a gate set input. The high signal on the set input also turns off PFET to gate off a path from the output node L 1 _TP to the voltage supply where clock C is high and D is low.
- the L 1 latch includes an NFET coupled between an output node L 1 _TP and ground and receiving a gate reset input that turns off the NFET to gate off a path from the output node L 1 _TP to ground where clock C is high and D is high.
- the L 1 latch includes a PFET coupled between an output node L 1 _TP and a voltage supply and receiving a gate reset and the output node L 1 _TP is pulled high by the PFET with the low signal on the reset input.
- FIG. 1 is a schematic diagram of an exemplary L 1 latch of an exemplary level sensitive scan design (LSSD) L 1 L 2 latch implemented in accordance with a method of the preferred embodiment;
- LSSD level sensitive scan design
- FIG. 2 is a schematic diagram of an exemplary L 2 latch of an exemplary level sensitive scan design (LSSD) L 1 L 2 latch implemented in accordance with a method of the preferred embodiment;
- LSSD level sensitive scan design
- FIG. 3 is a schematic diagram of another exemplary L 1 latch enabling a set function of an exemplary level sensitive scan design (LSSD) L 1 L 2 latch implemented in accordance with a method of the preferred embodiment; and
- LSSD level sensitive scan design
- FIG. 4 is a schematic diagram of another exemplary L 1 latch enabling a reset function of an exemplary level sensitive scan design (LSSD) L 1 L 2 latch implemented in accordance with a method of the preferred embodiment.
- LSSD level sensitive scan design
- FIGS. 1 and 2 there are shown an exemplary L 1 latch generally designated by the reference character 100 of an exemplary level sensitive scan design (LSSD) L 1 L 2 latch implemented in accordance with a method of the preferred embodiment and an exemplary L 2 latch generally designated by the reference character 200 of an exemplary level sensitive scan design (LSSD) L 1 L 2 latch implemented in accordance with a method of the preferred embodiment.
- LSSD level sensitive scan design
- L 1 latch 100 of FIG. 1 and L 2 latch 200 of FIG. 2 together form a shift register latch or LSSD L 1 L 2 latch pair implemented in accordance with a method of the preferred embodiment.
- L 1 latch 100 has two input ports, scan in data I and data in D, a pair of mutually exclusive clocks A and C, and an output L 1 _TP.
- the clock A When the clock A is active, the scan in data I becomes the content of the latch. This path is only used for testing.
- the clock C When the clock C is active, the Data in D value is loaded into the latch.
- the output L 1 _TP of the L 1 latch 100 for the illustrated implementation is the invert of the contents of the L 1 latch at node L 1 _T.
- L 2 latch 200 has a single input clock B, and when clock B is active, the output of the L 1 latch 100 indicated at node L 1 _TP is transferred into the L 2 latch 200 .
- the common implementation of logic alternates the clocks C and B during normal operation and the output at node L 2 of the L 2 latch 200 is used to drive subsequent logic.
- the clocks B and C are the inverse of each other, usually fed from the same clock splitter (not shown).
- the data latched in L 1 latch 100 during the first half of a clock cycle is subsequently latched in L 2 latch 200 during the second half of the clock cycle.
- the nodes labeled L 1 _T and L 2 _T are the same polarity as the input data D, and the nodes labeled L 1 _TP and L 2 _N are the inverse of the input data D.
- the scan clock A used for the scan path must remain in a low state.
- a method for implementing a latch with set/reset functions having the capability to maintain its latched states regardless of glitches on any one of its internal nodes.
- the glitches can be caused by noise internal to the chip or free charge produced by impacts from incident radiation.
- the L 1 latch 100 and the L 2 latch 200 gates off the path opposite that of the latched state. So if a 1 is currently latched on a node, the path to ground is gated off. Conversely, if a 0 is latched, the path to voltage supply VDD is gated off.
- the method implements a latch with devices having minimum size, substantially smaller than required by conventional arrangements with capacitance added to the internal nodes. Aside from being able to fit into a smaller area, the internal capacitance of the new latch of the preferred embodiments is smaller, resulting in a decrease in switching power consumption as compared with conventional arrangements.
- L 1 latch 100 includes a first inverter defined by a P-channel and N-channel transistors PFET 102 and NFET 104 receiving a gate input I, a second inverter defined by a PFET 106 and NFET 108 receiving a gate input clock A.
- L 1 latch 100 includes a first transistor stack defined by a pair of series connected PFETs 110 , 112 and a pair of series connected NFETs 114 , 116 connected between the voltage supply VDD and ground potential GND.
- L 1 latch 100 includes a second transistor stack defined by a pair of series connected PFETs 118 , 120 and a pair of series connected NFETs 122 , 124 .
- L 1 latch 100 includes a third transistor stack defined by a pair of series connected PFETs 126 , 128 and a pair of series connected NFETs 130 , 132 .
- the common connection of PFET 128 and NFET 130 is coupled to a gate input of PFETs 118 , and 124 and coupled to a gate input of PFETs 126 , and 128 .
- L 1 latch 100 includes a pair of P-channel transistors 134 , 136 and a pair of N-channel transistors 138 , 140 forming the AND INVERT functions.
- the output L 1 _TP at the connection of PFET 136 and NFET 138 is connected to the common connection of PFET 128 and NFET 130 .
- L 1 latch 100 includes an inverter defined by PFET 142 and NFET 144 receiving a gate input clock C providing an inverted clock C_NOT.
- the inverted clock C_NOT is applied to the gate input of PFET 128 and NFET 130 .
- L 1 latch 100 includes a pair of PFETs 150 , 152 connected between the second transistor stack PFET 118 and the voltage supply VDD.
- An inverted clock C_NOT is applied to the gate of PFET 150 .
- An internal state of L 2 latch 200 at node L 2 _N is applied to the gate of PFET 152 .
- L 1 latch 100 includes a pair of NFETs 154 , 156 connected between the second transistor stack NFET 124 and ground.
- the clock C is applied to the gate of NFET 154 .
- the internal state of L 2 latch 200 at node L 2 _N is applied to the gate of NFET 156 .
- a PFET 158 is connected between the third transistor stack PFET 126 and the voltage supply VDD.
- An NFET 158 is connected between the third transistor stack NFET 132 and ground.
- the internal state of L 2 latch 200 at node L 2 _N is applied to the gate of PFET 158 and NFET 160 .
- a PFET 162 is connected in parallel with PFET 158 and an NFET 164 is connected in parallel with NFET 160 .
- the inverted clock A_NOT is applied to the gate input of PFET 162 and NFET 164 .
- L 1 latch 100 In operation of L 1 latch 100 in accordance with the method of the preferred embodiments, transistors PFET 150 and NFET 154 have been added to the L 1 latch design. PFET 150 and NFET 154 respectively is connected in parallel to the PFET 152 and NFET 156 gating devices. PFET 150 and NFET 154 are turned on when the C clock goes high. When data is being driven into L 1 latch 100 , the new L 1 latch 100 allows for both L 1 _T and L 1 _TP to be set to a known state before data is propagated to L 2 latch 200 .
- L 2 latch 200 includes a first transistor stack defined by a pair of series connected PFETs 202 , 204 and a pair of series connected NFETs 206 , 208 connected between the voltage supply VDD and ground potential GND forming a first and second AND INVERT function.
- L 2 latch 200 includes an inverter defined by a PFET 212 and NFET 214 receiving a gate input clock B.
- L 2 latch 200 includes a second transistor stack defined by a plurality of series connected PFETs 216 , 218 , 220 and a plurality of series connected NFETs 222 , 224 , 226 connected between the voltage supply VDD and ground potential GND.
- L 2 latch 200 includes a third transistor stack defined by a pair of series connected PFETs 230 , 232 and a pair of series connected NFETs 234 , 236 connected between the voltage supply VDD and ground potential GND.
- L 2 latch 200 includes a pair of P-channel transistors 238 , 240 and a pair of N-channel transistors 242 , 244 forming AND INVERT functions, with the output L 2 at the connection of PFET 240 and NFET 242 .
- L 1 latch 100 and L 2 latch 200 In operation of L 1 latch 100 and L 2 latch 200 in accordance with the method of the preferred embodiments, when D is a 1 and the data has been propagated through to the L 2 latch 200 , L 1 _T is high, L 1 _TP is low, L 2 _T is high, and L 2 _N is low.
- the data latched in L 2 latch 200 at L 2 _N and L 2 _T is used to protect the internal states of L 1 latch 100
- the data latched in L 1 latch 100 at L 1 _T and L 1 _TP is used to protect the internal states of L 2 latch 200 .
- the latch gates off the path opposite that of the latched state, so for nodes L 1 _T and L 2 _T latched high or 1, the path to ground is gated off. For nodes L 1 _TP and L 2 _N latched low or 0, the path to voltage supply VDD is gated off.
- a positive glitch on L 1 _TP typically could flip the L 1 _T to a low state in conventional arrangements.
- the series connected NFET stack of NFETs 122 , 124 , 156 there is no path from L 1 _TP to ground because L 2 _N is low and NFET 156 is turned off.
- a negative glitch on L 1 _T typically could flip L 1 _TP high in conventional arrangements.
- series connected PFET stack of PFETs 128 , 126 , 158 there is no path from L 1 _TP to the voltage rail VDD, because L 2 _T is high, PFET 158 is turned off
- a negative glitch on L 2 _T typically could flip the L 2 _N to a high state in conventional arrangements.
- the series connected PFET stack of PFETs 232 , 230 there is no path from L 2 _N to the voltage rail VDD, because L 1 _T is high, PFET 230 is off and L 2 _N remains low.
- a positive glitch on L 2 _N typically could flip the L 2 _T to a low state in conventional arrangements and cause a negative glitch on the L 2 output.
- L 1 latch 100 and L 2 latch 200 In operation of L 1 latch 100 and L 2 latch 200 in accordance with the method of the preferred embodiments, when D is a 0 and the data is latched in both L 1 latch 100 and L 2 latch 200 , L 1 _T is low, L 1 _TP is high, L 2 _T is low, and L 2 _N is high.
- the latch gates off the path opposite that of the latched state, so for nodes L 1 _TP and L 2 _N latched high or 1, the path to ground is gated off. For nodes L 1 _T and L 2 _T latched low or 0, the path to voltage supply VDD is gated off.
- a negative glitch on L 1 _TP does not flip the L 1 _T to a high state.
- PFET 152 is turned off, gating off the path between L 1 _T and VDD.
- a positive glitch on L 1 _T does not flip L 1 _TP to a low state through the series connected NFET stack through the NFETs 130 , 132 , 160 because L 2 _T is low, NFET 160 is off and there is no path from L 1 _TP to ground.
- a positive glitch on L 2 _T does not flip L 2 _N to a low state.
- NFET 236 is turned off and there is no path to ground.
- a negative glitch on L 2 _N does not flip L 2 _T to a high state or cause a positive glitch on L 2 .
- L 1 latch 300 enabling a set function generally designated by the reference character 300 of an exemplary level sensitive scan design (LSSD) L 1 L 2 latch implemented in accordance with a method of the preferred embodiment.
- L 1 latch 300 allows the L 1 L 2 latch to be set to a high state with the L 2 latch 200 remaining the same as shown in FIG. 2 .
- the same reference characters used for L 1 latch 100 are used similar or identical components of the L 1 latch 300 .
- L 1 latch 300 includes an additional PFET 302 coupled between the voltage supply VDD and PFET 134 and an additional NFET 304 coupled between the node L 1 _TP and ground.
- a set input SET is applied to the gate of both PFET 302 and NFET 304 .
- NFET 304 pulls L 1 _TP low when the set input SET goes high.
- a high signal on the set input SET also turns off PFET 302 so there is no path to VDD through the series connected PFET stack of PFETs 302 , 134 , 136 in a case where clock C is high and D is low. Since the L 1 _TP state is the inverse of the normal data input, the L 2 output of L 2 latch 200 is pulled high as soon as clock C goes low and clock B goes high.
- L 1 latch 400 enabling a reset function generally designated by the reference character 400 of an exemplary level sensitive scan design (LSSD) L 1 L 2 latch implemented in accordance with a method of the preferred embodiment.
- L 1 latch 400 allows the L 1 L 2 latch to be reset to a low state with the L 2 latch 200 remaining the same as shown in FIG. 2 .
- the same reference characters used for L 1 latch 100 are used similar or identical components of the L 1 latch 400 .
- L 1 latch 400 includes an additional PFET 402 coupled between the voltage supply VDD and the node L 1 _TP and an additional NFET 404 coupled between NFET 140 and ground.
- a reset input RESET is applied to the gate of both PFET 402 and NFET 404 .
- the L 1 _TP node is pulled high by PFET 402 when the reset input RESET goes low.
- a low reset input RESET also turns off the NFET 404 in the series connected NFET stack of NFETs 138 , 140 , 404 , overriding a high D data input during a high C clock cycle.
- the high L 1 _TP is propagated to a low L 2 state as soon as the clock C goes low and the clock B goes high.
Abstract
Description
Claims (16)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/972,233 US7486123B2 (en) | 2005-07-14 | 2008-01-10 | Set/reset latch with minimum single event upset |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/181,707 US7425855B2 (en) | 2005-07-14 | 2005-07-14 | Set/reset latch with minimum single event upset |
US11/972,233 US7486123B2 (en) | 2005-07-14 | 2008-01-10 | Set/reset latch with minimum single event upset |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/181,707 Continuation US7425855B2 (en) | 2005-07-14 | 2005-07-14 | Set/reset latch with minimum single event upset |
Publications (2)
Publication Number | Publication Date |
---|---|
US20080111606A1 US20080111606A1 (en) | 2008-05-15 |
US7486123B2 true US7486123B2 (en) | 2009-02-03 |
Family
ID=37661112
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/181,707 Active 2026-01-11 US7425855B2 (en) | 2005-07-14 | 2005-07-14 | Set/reset latch with minimum single event upset |
US11/972,233 Expired - Fee Related US7486123B2 (en) | 2005-07-14 | 2008-01-10 | Set/reset latch with minimum single event upset |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/181,707 Active 2026-01-11 US7425855B2 (en) | 2005-07-14 | 2005-07-14 | Set/reset latch with minimum single event upset |
Country Status (1)
Country | Link |
---|---|
US (2) | US7425855B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7961501B1 (en) | 2008-07-10 | 2011-06-14 | Ryan Technologies, LLC | Radiation sensors and single-event-effects suppression devices |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8345497B2 (en) | 2010-06-23 | 2013-01-01 | International Business Machines Corporation | Internal bypassing of memory array devices |
US8345490B2 (en) | 2010-06-23 | 2013-01-01 | International Business Machines Corporation | Split voltage level restore and evaluate clock signals for memory address decoding |
US8351278B2 (en) | 2010-06-23 | 2013-01-08 | International Business Machines Corporation | Jam latch for latching memory array output data |
US8599642B2 (en) | 2010-06-23 | 2013-12-03 | International Business Machines Corporation | Port enable signal generation for gating a memory array device output |
US8850278B2 (en) * | 2010-12-22 | 2014-09-30 | Advanced Micro Devices, Inc. | Fault tolerant scannable glitch latch |
US9997210B2 (en) | 2015-03-27 | 2018-06-12 | Honeywell International Inc. | Data register for radiation hard applications |
US9768757B1 (en) * | 2016-06-08 | 2017-09-19 | Altera Corporation | Register circuitry with asynchronous system reset |
CN106533420B (en) * | 2016-10-26 | 2019-12-31 | 河海大学常州校区 | Latch capable of resisting single event upset |
US10365328B2 (en) | 2017-06-29 | 2019-07-30 | Globalfoundries Inc. | Register array having groups of latches with single test latch testable in single pass |
CN108287302A (en) * | 2018-01-29 | 2018-07-17 | 北京卫星环境工程研究所 | The single particle effect detection circuit structure of space-oriented radiation environment |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5001361A (en) | 1988-05-13 | 1991-03-19 | Fujitsu Limited | Master-slave flip-flop circuit |
US6008678A (en) | 1997-04-23 | 1999-12-28 | Lucent Technologies Inc. | Three-phase master-slave flip-flop |
US6373771B1 (en) | 2001-01-17 | 2002-04-16 | International Business Machines Corporation | Integrated fuse latch and shift register for efficient programming and fuse readout |
US6433586B2 (en) | 1999-02-22 | 2002-08-13 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor logic circuit device of low current consumption |
US6624677B1 (en) | 2002-07-08 | 2003-09-23 | International Business Machines Corporation | Radiation tolerant flip-flop |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6803799B1 (en) * | 2003-05-30 | 2004-10-12 | Maxim Integrated Products, Inc. | Low power flip flop |
US7215188B2 (en) * | 2005-02-25 | 2007-05-08 | Freescale Semiconductor, Inc. | Integrated circuit having a low power mode and method therefor |
-
2005
- 2005-07-14 US US11/181,707 patent/US7425855B2/en active Active
-
2008
- 2008-01-10 US US11/972,233 patent/US7486123B2/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5001361A (en) | 1988-05-13 | 1991-03-19 | Fujitsu Limited | Master-slave flip-flop circuit |
US6008678A (en) | 1997-04-23 | 1999-12-28 | Lucent Technologies Inc. | Three-phase master-slave flip-flop |
US6433586B2 (en) | 1999-02-22 | 2002-08-13 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor logic circuit device of low current consumption |
US6373771B1 (en) | 2001-01-17 | 2002-04-16 | International Business Machines Corporation | Integrated fuse latch and shift register for efficient programming and fuse readout |
US6624677B1 (en) | 2002-07-08 | 2003-09-23 | International Business Machines Corporation | Radiation tolerant flip-flop |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7961501B1 (en) | 2008-07-10 | 2011-06-14 | Ryan Technologies, LLC | Radiation sensors and single-event-effects suppression devices |
Also Published As
Publication number | Publication date |
---|---|
US20070013426A1 (en) | 2007-01-18 |
US20080111606A1 (en) | 2008-05-15 |
US7425855B2 (en) | 2008-09-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7486123B2 (en) | Set/reset latch with minimum single event upset | |
KR0185460B1 (en) | High voltage cmos logic using low voltage cmos process | |
US7692449B2 (en) | Dynamic and differential CMOS logic with signal-independent power consumption to withstand differential power analysis | |
US7743297B2 (en) | Electronic circuit and integrated circuit including scan testing circuit, and power consumption reducing method used for integrated circuit | |
US20090066386A1 (en) | Mtcmos flip-flop with retention function | |
US7511535B2 (en) | Fine-grained power management of synchronous and asynchronous datapath circuits | |
US7859310B2 (en) | Semiconductor integrated circuit | |
US7741877B2 (en) | Circuit for distributing an initial signal with a tree structure, protected against logic random events | |
US20040100307A1 (en) | Circuit for asychronous reset in current mode logic circuits | |
US20060226874A1 (en) | Interface circuit including voltage level shifter | |
US11409314B2 (en) | Full swing voltage conversion circuit and operation unit, chip, hash board, and computing device using same | |
US6377098B1 (en) | CMOS latch having a selectable feedback path | |
US6661274B1 (en) | Level converter circuit | |
US10992289B2 (en) | Dynamic flip flop and electronic device | |
US11528018B2 (en) | Flip-flop, master-slave flip-flop, and operating method thereof | |
US8451040B2 (en) | Flip-flop circuits | |
US20050083093A1 (en) | Flip-flop | |
US11575366B2 (en) | Low power flip-flop | |
US6668342B2 (en) | Apparatus for a radiation hardened clock splitter | |
US6097216A (en) | Integrated buffer circuits having improved noise immunity and TTL-to-CMOS signal conversion capability | |
US7986166B1 (en) | Clock buffer circuit | |
US6943589B2 (en) | Combination multiplexer and tristate driver circuit | |
US6272654B1 (en) | Fast scannable output latch with domino logic input | |
US20100102851A1 (en) | P-Type Source Bias Virtual Ground Restoration Apparatus | |
US6335639B1 (en) | Non-monotonic dynamic exclusive-OR/NOR gate circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
SULP | Surcharge for late payment | ||
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:050122/0001 Effective date: 20190821 |
|
AS | Assignment |
Owner name: MARVELL INTERNATIONAL LTD., BERMUDA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:051070/0625 Effective date: 20191105 |
|
AS | Assignment |
Owner name: CAVIUM INTERNATIONAL, CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MARVELL INTERNATIONAL LTD.;REEL/FRAME:052918/0001 Effective date: 20191231 |
|
AS | Assignment |
Owner name: MARVELL ASIA PTE, LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CAVIUM INTERNATIONAL;REEL/FRAME:053475/0001 Effective date: 20191231 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20210203 |