US7359234B2 - Semiconductor memory device - Google Patents
Semiconductor memory device Download PDFInfo
- Publication number
- US7359234B2 US7359234B2 US11/384,501 US38450106A US7359234B2 US 7359234 B2 US7359234 B2 US 7359234B2 US 38450106 A US38450106 A US 38450106A US 7359234 B2 US7359234 B2 US 7359234B2
- Authority
- US
- United States
- Prior art keywords
- write
- line
- lines
- circuits
- current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
- G11C11/15—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements using multiple magnetic layers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/72—Masking faults in memories by using spares or by reconfiguring with optimized replacement algorithms
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
- G11C29/816—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout for an application-specific layout
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
- G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
Definitions
- the present invention relates to a semiconductor memory device that performs a write operation using a current, and for example, to the arrangement and wiring configuration of write lines in a magnetic random access memory (MRAM).
- MRAM magnetic random access memory
- An MRAM (see for example, “IEEE Journal of Solid-State Circuits”, May 2003, Vol. 38, No. 5, pp. 769-773) is a memory that stores data by using the magnetoresistance effect.
- a voltage is used to write data in conventional flash memory and the like.
- a current is used to write data in MRAM.
- Magnetic tunnel junction (MTJ) elements used in an MRAM utilize the tunneling magnetoresistance effect.
- An MTJ element generally has an insulating layer and two ferromagnetic layers which sandwich the insulating layer.
- One of the ferromagnetic layers is called a reference layer and has a direction of magnetization fixed.
- the other ferromagnetic layer is called a recording layer and does not have a direction of magnetization fixed.
- the tunneling magnetoresistance effect is a phenomenon in which a tunneling current varies depending on whether or not the relative relations of the magnetization direction of the two ferromagnetic films are parallel or antiparallel. If the magnetization directions are parallel, the tunneling current is large, so that the MTJ elements have a small resistance. In this case, the resultant data is “0”. On the other hand, if the magnetization directions are antiparallel, the tunnel current is small, so that the MTJ elements have a large resistance. In this case, the resultant data is “1”.
- a write operation is performed by using a magnetic field induced by a current to set the direction of magnetization of the reference layer to be the same as or opposite to that of the reference layer.
- U.S. Pat. No. 6,545,906B1 describes a magnetic memory device employing what is called a toggle write scheme.
- the magnetic memory device based on this scheme differs from conventional magnetic memory devices in the easy axis of magnetization of the MTJ element, the structure of the MTJ element, and the timing for conducting a write current.
- the Jpn. Pat. Appln. KOKAI Publication 2004-220759 and U.S. Pat. No. 6,914,808 describes a magnetic memory device employing what is called a resistance-divided memory cell.
- one memory cell has two MTJ elements holding complementary data.
- a value for a read signal is determined by the ratio of the resistance of one MTJ element to the resistance of the other MTJ element.
- a semiconductor memory device comprising: a plurality of memory cells using a current flowing through a wiring; a plurality of first write lines electrically or magnetically or electrically and magnetically connected to the memory cells and provided along a first direction; and a first connection line which electrically connects at least two of the first write lines each other.
- FIG. 1 is a diagram showing a semiconductor memory device according to each embodiment of the present invention.
- FIG. 2 is a diagram showing essential parts of a semiconductor memory device according to a first embodiment
- FIGS. 3 , 4 , and 5 are diagrams each showing essential parts of a semiconductor memory device according to another example of the first embodiment
- FIG. 6 is a diagram showing the vertical relationship between write lines and a connection line
- FIG. 7 is a diagram showing another example of the vertical relationship between the write lines and the connection line.
- FIGS. 8 , 9 , 10 , and 11 are diagrams each showing a state of a semiconductor memory device according to a second embodiment during a write;
- FIGS. 12 and 13 are diagrams each showing a state of a semiconductor memory device according to a third embodiment during a write
- FIGS. 14 and 15 are diagrams each showing a state of a semiconductor memory device according to a fourth embodiment during a write
- FIGS. 16 and 17 are diagrams each showing a state of an MTJ element used in a toggle MRAM
- FIG. 18 is a diagram showing the direction of a current flowing through a write line
- FIG. 19 is a diagram showing a timing for supplying a write current
- FIGS. 20 , 21 , 22 , 23 , and 24 are diagrams each showing a state of an MTJ element during a write
- FIG. 25 is a diagram showing essential parts of a semiconductor memory device according to a fifth embodiment.
- FIGS. 26 and 27 are diagrams each showing essential parts of a semiconductor memory device according to another example of the fifth embodiment.
- FIG. 28 is a diagram showing essential parts of a semiconductor memory device according to a sixth embodiment.
- FIGS. 29 and 30 are diagrams each showing essential parts of a semiconductor memory device according to another example of the sixth embodiment.
- FIG. 31 is a diagram showing a resistance-divided type memory cell
- FIG. 32 is a diagram showing essential parts of a semiconductor memory device according to a seventh embodiment.
- FIGS. 33 , 34 , and 35 are diagrams each showing essential parts of a semiconductor memory device according to another example of the seventh embodiment.
- FIGS. 36 and 37 are diagrams showing the position of the connection line in the semiconductor memory device according to the first embodiment
- FIG. 38 is a diagram showing essential parts of a semiconductor memory device according to an eighth embodiment of the present invention.
- FIGS. 39 , 40 , and 41 are diagrams each showing a part of the semiconductor memory device in FIG. 38 in detail;
- FIGS. 42 , 43 , 44 , and 45 are diagrams each showing a state of a semiconductor memory device according to an eighth embodiment during a write;
- FIG. 46 is a diagram showing a switch circuit and control signals for the switch circuit
- FIGS. 47 , 48 , 49 , 50 , and 51 are diagrams each illustrating signals for a write bit line current circuit
- FIGS. 52 , 53 , 54 , and 55 are diagrams each showing another example of essential parts of the semiconductor memory device according to the first embodiment
- FIG. 56 is a diagram showing a write bit line current circuit and control signals for the write bit line current circuit
- FIG. 57 is a diagram showing another example of essential parts of the semiconductor memory device according to the eighth embodiment.
- FIG. 58 is a diagram illustrating the sectional structure of MTJ element
- FIG. 59 is a diagram illustrating a write bit line current circuit and a write word line current circuit
- FIG. 60 is a diagram showing an example in which a write bit line and a read bit line are provided in the same wiring
- FIG. 61 is a diagram showing essential parts of a semiconductor memory device according to a ninth embodiment of the present invention.
- FIG. 62 is a diagram illustrating allocation of a conventional I/O
- FIG. 63 is a diagram showing essential parts of a semiconductor memory device according to a tenth embodiment of the present invention.
- FIG. 65 is a diagram showing essential parts of a semiconductor memory device according to an eleventh embodiment of the present invention.
- FIG. 66 is a diagram showing essential parts of a semiconductor memory device according to another example of the eleventh embodiment.
- FIG. 68 is a diagram showing a layout of the semiconductor memory device according to another example of the eleventh embodiment.
- FIGS. 69 and 70 are diagrams each showing a semiconductor memory device according to another example of the eleventh embodiment.
- FIG. 71 is a diagram showing a layout of a semiconductor memory device according to a twelfth embodiment of the present invention.
- FIG. 72 is a diagram showing a read word line
- FIG. 73 is a diagram showing a layout of a semiconductor memory device according to another example of the twelfth embodiment.
- FIG. 74 is a diagram showing a state of a semiconductor memory device according to a first example of a thirteenth embodiment
- FIGS. 75 and 76 are diagrams each showing a state of the semiconductor memory device according to the first example of the thirteenth embodiment.
- FIGS. 77 , 78 and 79 are diagrams each showing a state of a semiconductor memory device according to a second example of the thirteenth embodiment
- FIGS. 85 , 86 , 87 , 88 , 89 , 90 , 91 , 92 , 93 and 94 are diagrams each showing a portion of a semiconductor memory device according to a fourth example of the thirteenth embodiment
- FIG. 95 is a diagram showing a semiconductor memory device according to a fourteenth embodiment of the present invention.
- FIG. 96 is a diagram showing a semiconductor memory device according to a fifteenth embodiment of the present invention.
- the scale of a memory array is maximized in order to lower the manufacturing cost by reducing the chip size. In other words, it is necessary to increase the number of memory cells provided for one write line. Increasing the length of a write line allows the number of memory cells to be increased. However, increasing in the length of the write line increases the wiring resistance.
- the length of a write line has hitherto been limited to the one determined by the voltage applied to the write line and the length determined by the write current.
- the scale of the memory cell array is uniquely determined by the magnitude of the write current. Consequently, a reduction in write current has been the only method for increasing the scale of the memory cell array to reduce the chip size and thus the manufacturing cost.
- FIG. 1 schematically shows the configuration of a semiconductor memory device common to the embodiments of the present invention.
- FIG. 1 shows a memory cell array and a circuit relating to writes which are extracted from the semiconductor memory device.
- the semiconductor memory device has a memory cell array MCA.
- the memory cell array MCA has a plurality of MTJ elements MTJ, a plurality of write bit lines WBL extending in an x direction (the horizontal direction of the drawing), and a plurality of write word lines WWL extending in a y direction (the vertical direction of the drawing).
- the figure shows only one MTJ element MTJ, one write bit line, and one write word line.
- the MTJ element MTJ may have any configuration so long as it can store at least binary data in accordance with a magnetic field applied to the MTJ element MTJ.
- a structure is typically used in which one insulating film 203 is sandwiched between two ferromagnetic films 201 , 202 .
- One of the ferromagnetic films has a direction of magnetization (direction of spin) fixed by an antiferromagnetic film 204 called a pin layer.
- the fixed ferromagnetic film 202 is called a pinned layer, a fixed layer, a reference layer, or the like.
- the direction of magnetization of the other ferromagnetic film 201 can be reversed along the easy axis of magnetization.
- This ferromagnetic film is called a free layer, a memory layer, or the like.
- Binary data is stored depending on whether the directions of spins of the free layer and pin layer are antiparallel or parallel.
- Data is typically written to the MTJ element MTJ by conducting a current through two write lines (write word line WWL and write bit line WBL) crossing each other at the MTJ element MTJ.
- This current causes synthesized magnetic fields generated around the two write lines to be applied to the MTJ element.
- the synthetic magnetic field reverses the directions of the spin of the free layer. Data is thus written.
- the direction of a current flowing through one or both of the two write lines is determined depending on the data being written.
- each write bit line current circuit WBLD has a driver (current source circuit) D that drives the current into the write bit line and a sink (current sink circuit) S that draws the current out of the write bit line.
- the write bit line current circuit WBLD is supplied with a control signal from a row decoder RD. Either the driver D or the sink S is activated (operates) in accordance with the control signal. Whether the driver D or the sink S is activated (operates) is determined so that a current flows in a direction corresponding to the data to write.
- write word line current circuits WWLD are connected to the opposite ends of each write word line WWL.
- Each write word line current circuit WWLD has a driver D and a sink S, like the write bit line current circuit WBLD.
- the write word line current circuit WWLD is supplied with a control signal from a column decoder CD.
- the driver D or the sink S operates in accordance with the control signal. Whether the driver D or the sink S operates is determined so that a current flows in a direction corresponding to the data to write.
- the row decoder RD and the column decoder CD control section control the write line current circuits (write bit line current circuit WBLD and write word line current circuit WWLD) so that data is written to the MTJ element MTJ at an address in accordance with an address signal.
- each of the write bit line current circuit WBLD and the write word line current circuit WWLD has only to have the functions of either the driver or sink depending on the direction in which the current flows.
- FIG. 2 is a diagram schematically showing essential parts of a semiconductor memory device according to a first embodiment of the present invention.
- FIG. 2 shows only the part of the memory cell array MCA in FIG. 1 .
- the memory cell array MCA is constructed by arranging a plurality of MTJ elements MTJ in a matrix, the MTJ elements serving as memory cells. For example, x (natural number greater than 1) MTJ elements MTJ are arranged along the vertical direction of the drawing, while y (natural number greater than 1) MTJ elements MTJ are arranged along the horizontal direction of the drawing.
- x write bit lines WBL extend in the horizontal direction of the drawing so as to pass through the MTJ elements arranged in the horizontal direction of the drawing.
- y write word lines WWL extend in the vertical direction of the drawing so as to pass through the MTJ elements arranged in the vertical direction of the drawing.
- the write bit line WBL and the write word line WWL are electrically or magnetically or electrically and magnetically connected to the MTJ element located at the intersection between the write bit line WBL and the write word line WWL.
- the write bit lines WBL are electrically connected together by a connection line (first connection line).
- the connection line CONWBL extends along the write word lines WWL.
- the connection line CONWBL may connect all the write lines WBL or, for example, the n-th (n is a natural number) power of 2 as shown in FIG. 52 (four write bit lines are illustrated in FIG. 52 ).
- connection line CONWBL can be placed at an arbitrary position of the memory cell array MCA such as its center or the vicinity of its end. However, typically, the connection line CONWBL is located in the center of the memory cell array MCA as shown in FIG. 36 . In other words, the connection line CONWBL is located in the center of the write bit lines WBL.
- center as used herein means the center and its vicinity. More specifically, the center refers to a position such that the ratio of the length of the right part of the connection line CONWBL to its left part is at most 10%.
- connection line CONWBL can be placed at a similar position. Specifically, if the length of the write bit line WBL within the memory cell array MCA is defined as L 1 and the length of the write bit line WBL within the sense amplifier SA is defined as L 2 , the connection line CONWBL is provided at a distance equal to (L 1 /L 2 )/2 from an end of the write bit line WBL. Also in this case, the lengths of the opposite parts of the write bit line WBL across the connection line CONWBL have only to be almost the same (for example, a difference of about 10% is permitted) and need not be perfectly the same. The connection line CONWBL is thus placed in the center of the write bit lines in order to balance the resistance values of the two parts of the write bit line WBL.
- the spacing between two columns with MTJ elements and write word line only the spacing between two columns sandwiching the connection line CONWBL between them may be larger than that between the other pairs of columns.
- the distance La between the connection line CONWBL and the adjacent MTJ element MTJ is set larger than the distance Lb between the MTJ element MTJ and the adjacent write word line.
- the write word lines WWL may be electrically connected together by a connection line (second connection line) CONWWL.
- the connection line CONWWL extends along the write bit lines WBL.
- the connection line CONWWL is located in the center of the memory cell.
- both connection line CONWWL and CONNBL may be provided.
- the number of write bit lines WBL connected together by the connection line CONWBL may be the same as ( FIG. 53 ) or different from ( FIG. 54 ) that of write word lines WWL connected together by the connection line CONWWL.
- FIG. 53 illustrates the case in which four write bit lines are connected together, while four write word lines are connected together.
- FIG. 54 illustrates the case in which four write bit lines WBL are connected together, while two write word lines WWL are connected together. Further, as shown in FIG.
- the length of the write word line WWL (the number of MTJ elements MTJ along the direction of the write word lines WWL) may be larger than that of the write bit line WBL (the number of MTJ elements MTJ along the direction of the write bit lines WBL).
- connection line CONWBL may be provided in the same wiring layer as that of the write bit lines WBL or in a different layer.
- connection line CONWWL may be provided in the same wiring layer as that of the write word lines WWL or in a different layer.
- connection lines CONWBL and CONWWL When both connection lines CONWBL and CONWWL are provided, it is possible to provide the write bit lines WBL and the connection line CONWBL in the same wiring layer, while providing the write word lines WWL and the connection line CONWWL in the same wiring layer, for example, as shown in FIG. 6 .
- a solid line indicates a wiring layer above the MTJ elements MTJ.
- a broken line indicates a wiring layer below the MTJ elements MTJ.
- connection line CONWBL electrically connects the write bit lines WBL.
- the increase in the scale of the memory cell array MCA enables a reduction in chip size. As a result, the number of chips that can be manufactured from one wafer increases. Therefore, the manufacturing cost can be reduced.
- connection line CONWWL connection line
- similar advantages are also obtained by reducing the effective wiring resistance of the write word line WWL.
- the provision of both connection lines CONWBL and CONWWL can increase the lengths of the write bit line WBL and write word line WWL. This further serves to reduce the manufacturing costs by increasing the scale of the memory cell array MCA.
- a second embodiment relates to a method of conducting a current through the write lines in the semiconductor memory device according to the first embodiment.
- FIGS. 8 and 9 are diagrams schematically showing the state of essential parts of the second embodiment of the present invention during a write.
- the write current flows rightward in the drawing through the write bit line (selected write bit line) WBL passing through the selected MTJ element.
- the write current flows leftward in the drawing through the write bit line WBL.
- the write word lines WWL are omitted. At standby, all the write bit lines WBL are precharged to a predetermined potential (for example, a common potential (ground potential)).
- the driver operates in the left write bit line current circuit, whereas the sink operates in the right write bit line current circuit.
- the write current flowing from the selected left write bit line current circuit WBLD is dispersed to other write bit lines WBL via the connection line CONWBL.
- the sinks draw (drain) the dispersed currents, so that the current flows rightward in the right part of the write bit line WBL with respect to the connection line CONWBL.
- the current flows leftward in the left part of the write bit line WBL with respect to the connection line CONWBL. Since the write current is thus dispersed to all the write bit lines WBL, the current flowing through each write bit line WBL decreases.
- the resistance value of a write current path decreases to R+R/(2n ⁇ 1) (n is the number of write bit lines WBL connected together). If the write bit lines WBL are not connected together as in the prior art, the resistance value of the write current path is 2R. Accordingly, in qualitative terms, the resistance value can be reduced by about 33 to 50% depending on the value of n. It is thus possible to increase the wiring resistance of the write bit line WBL, that is, the length of the write bit line WBL.
- the driver operates in the right write bit line current circuit WBLD, whereas the sink operates in the left write bit line current circuit WBLD.
- the driver operates in the write bit line current circuits WBLD other than the selected ones WBLD.
- FIGS. 10 and 11 each schematically show a state of the second embodiment during a write.
- a current flows through the write bit line WBL in only one direction, for example, from the top to bottom of the drawings.
- connection line CONWWL connection line
- connection line CONWWL connection line
- the sink connected to the selected write word line WWL operates.
- the other sinks do not operate.
- all the drivers operate. This control allows a sufficient write current to be conducted through the part of the write line which passes through the selected MTJ elements, while allowing the length of the write line to be increased, even if the write current circuit has only one of the driver and sink.
- the write bit lines WBL are also omitted.
- FIG. 56 is a diagram showing a write bit line current circuit and control signals for it.
- each write bit line current circuit WBLD 1 in the left part of the drawing is supplied with control signals LSEL, DAT 1 , and WACT and address signals USEL(m) and SEL(n).
- Each write bit line current circuit WBLD 2 in the right part of the drawing is supplied with control signals RSEL, DAT 0 , and WACT and address signals USEL(m) and SEL(n).
- m is the number of write bit line groups which is constituted with one connection line CONWBL
- n is the number of write bit lines WBL constituting one bit line group.
- the write bit lines WBL connected together by one connection line CONWBL and the MTJ elements MTJ through which the write bit line WBL pass are called an interconnected unit.
- the description below will be given only of the write bit line WBL and the write bit line current circuit WBLD. However, exactly the same description applies to the write word line WWL and write word line current circuit WWLD.
- the write bit line current circuit WBLD is controlled in accordance with a combination of the control signals LSEL, RSEL, DAT 0 , DAT 1 , USEL(m), SEL(n), and WACT.
- FIG. 47 is a diagram showing the control signals LSEL and RSEL.
- the control signal LSEL is supplied to all the write bit line current circuits WBLD 1 .
- the control signal LSEL indicates that the selected MTJ elements are located to the left of the connection line CONWBL. In this case, the control signal LSEL is, for example, at a high level.
- the control signal RSEL is supplied to all the write bit line current circuits WBLD 2 .
- the control signal RSEL indicates that the selected MTJ elements are located to the right of the connection line CONWBL.
- the control signal RSEL is, for example, at the high level to indicate this case.
- the control signals LSEL and RSEL are supplied to the write word line current circuit WWLD 1 and WWLD 2 as row addresses.
- the write word line current circuit WWLD 1 is supplied with a signal indicating that the selected MTJ elements are located above the connection line CONWBL.
- the write word line current circuit WWLD 2 is supplied with a signal indicating that the selected MTJ elements are located below the connection line CONWBL.
- FIG. 48 is a diagram illustrating the control signals DAT 0 and DAT 1 .
- the control signal DAT 0 is supplied to all the write bit line current circuits WBLD 2 .
- the control signal DAT 0 indicates that the write data is “0” and in this case, is, for example, at the high level.
- the control signal DAT 1 is supplied to all the write bit line current circuits WBLD 1 .
- the control signal DAT 1 indicates that the write data is “1” and in this case, is, for example, at the high level.
- the control signals DAT 0 and DAT 1 are complementary.
- FIG. 49 is a diagram illustrating the address signal USEL(m) in which n is 255.
- An address signal USEL( 0 ) is supplied to all the write bit line current circuits WBLD 1 and WBLD 2 connected to the first interconnected unit.
- the address signal USEL(x) is supplied to all the write bit line current circuits WBLD 1 and WBLD 2 connected to the x+1-th interconnected unit.
- FIG. 50 is a diagram illustrating the address signal SEL(n).
- the address signal SEL( 0 ) is supplied to the (uppermost) write bit line current circuits WBLD 1 and WBLD 2 with the smallest row address in each interconnected unit.
- the address signal SEL( 0 ) indicates that these write bit line current circuits WBLD 1 and WBLD 2 are to be selected.
- the address signal SEL(y) is supplied to the write bit line current circuits WBLD 1 and WBLD 2 with the y+1-th smallest row address in each interconnected unit (the y+1-th write bit line current circuits WBLD 1 and WBLD 2 from the top of the unit).
- the address signal SEL(y) indicates that these write bit line current circuits WBLD 1 and WBLD 2 are to be selected.
- FIG. 51 is a diagram illustrating the signal WACT.
- the signal WACT is supplied to all the write bit line current circuits WBLD 1 and WBLC 2 .
- the signal WACT indicates that the write bit line current circuit WBLD 1 and WBLD 2 are operative or inoperative.
- the numbers of drivers and sinks included in write bit line current circuits of the configuration of the first embodiment during a write are also activated depending on the direction of the write current.
- the write current passing through the selected MTJ elements is dispersed to other write lines. It is thus possible to conduct a write current larger than the one used in the prior art, through the write lines. In other words, a sufficient write current can be provided even if an increase in the length of the write lines results in an increase in the wiring resistance of the write lines.
- the total currents from the plurality of write lines flow into the selected write line. Consequently, even with an increase in the length of the write lines, a sufficient write current can be provided without applying a high voltage to the write lines.
- control is performed such that no current flows through that part of the write line adjacent to the selected one which is adjacent to the selected MTJ elements.
- FIGS. 12 and 13 are each a diagram schematically showing a state of essential parts of a semiconductor memory device according to the third embodiment during a write.
- the write current flows rightward in the drawing through the selected write bit line WBL.
- the selected write bit line is the second one from the top of the drawing.
- FIG. 12 corresponds to the state of the second embodiment shown in FIG. 8 .
- the write current flows through the selected write bit line WBL leftward in the drawing.
- FIG. 13 corresponds to the state of the second embodiment shown in FIG. 9 .
- the control in FIGS. 12 and 13 prevents a current from flowing through that part of the adjacent write bit line WBL which is adjacent to the selected MTJ elements.
- the semiconductor memory device is not only configured as the second embodiment but also prevents the current from flowing through the part of the adjacent write bit line (adjacent write bit line WBL and adjacent write word line WWL) which is adjacent to the selected MTJ elements.
- the semiconductor memory device not only produces the same effects as those of the second embodiment but can also prevent the application, to the selected MTJ elements, of a magnetic field induced by a current flowing through that part of the adjacent write bit line which is adjacent to the selected MTJ elements. Therefore, miswrites to the MTJ elements can be avoided.
- the driver or sink at only one end of each of the write lines (unselected write lines) other than the selected one operates depending on the positions of the selected MTJ elements.
- FIGS. 14 and 15 are each a diagram schematically showing a state of essential parts of a semiconductor memory device according to the fourth embodiment during a write.
- the write current flows rightward in the drawing through the selected write bit line WBL.
- the selected write bit line WBL is the second one from the top of the drawing.
- FIG. 14 corresponds to the state of the second embodiment shown in FIG. 8 .
- the write current flows through the selected write bit line WBL leftward in the drawing.
- FIG. 15 corresponds to the state of the second embodiment shown in FIG. 9 .
- connection line CONWBL As shown in FIG. 14 , none of the drivers and sinks located to the left of the connection line CONWBL operate except that connected to the selected write bit line WBL. Only the driver connected to the selected write bit line WBL operates. All the sinks located to the right of the connection line CONWBL operate.
- connection line CONWBL the connection line CONWBL
- the sink connected to the selected write bit line WBL is activated. All the drivers located to the right of the connection line CONWBL operate.
- the write current flows through the selected write word line WWL. Accordingly, a magnetic field induced by the write current is also applied to the unselected MTJ elements MTJ belonging to the same columns as those of the selected MTJ elements MTJ.
- miswrites may be executed on the unselected MTJ elements MTJ.
- the drivers and sinks located on the same side of the unit as that on which selected MTJ elements MTJ are arranged with respect to the connection line CONWBL do not operate except that connected to the selected write bit line WBL.
- the write bit line WBL has been described in conjunction with the example of the first embodiment shown in FIG. 2 .
- the examples shown in FIGS. 4 and 5 can be similarly controlled.
- a fifth embodiment relates to a semiconductor memory device employing what is called a toggle write scheme (toggle MRAM).
- the toggle MRAM is described in U.S. Pat. No. 6,545,906B1 (Savtchenco et al.).
- the easy axis of magnetization of the MTJ elements MTJ in the toggle MRAM extends along a direction inclined at an angle of 45° to the write bit lines and write word lines in a plane consisting of write bit lines and write word lines.
- the toggle MRAM differs from a conventional semiconductor memory device in the structure of the MTJ elements and a timing for conducting the write current.
- FIG. 16 is a sectional view schematically showing the structure of an MTJ element MTJ used in a toggle MRAM.
- the direction of magnetizations in a free layer and a pin layer are parallel (parallel state).
- an insulating tunneling barrier layer 103 is sandwiched between a free layer 101 and a pin layer 102 .
- the pin layer 102 has two ferromagnetic layers 111 and 112 consisting of ferromagnetic metal, a paramagnetic layer 113 sandwiched between the ferromagnetic layers 111 and 112 and consisting of paramagnetic metal, and an antiferromagnetic layer 114 consisting of antiferromagnetic metal.
- the structure consisting of the ferromagnetic layers 111 and 112 and the paramagnetic layer 113 is provided on the antiferromagnetic layer 114 .
- the two ferromagnetic layers 111 and 112 are coupled in an antiferromagnetic manner.
- the free layer 101 has two ferromagnetic layers 121 and 122 consisting of ferromagnetic metal and a paramagnetic layer 123 sandwiched between these ferromagnetic layers and consisting of paramagnetic metal.
- the two ferromagnetic layers 121 and 122 are coupled in an antiferromagnetic manner. In the parallel state, the direction of magnetizations of the two ferromagnetic layers 111 and 122 , sandwiching the tunneling barrier layer 103 between them, are parallel.
- toggle write scheme data is read from an MTJ element MTJ on which a write is to be executed. If the data read is the same as write data, no write is executed. A write is executed only when the data read is different from the write data.
- a write changes the state of the MTJ element MTJ regardless of the state of the MTJ element MTJ prior to the write. For example, if the MTJ element MTJ is in an antiparallel state, a write brings the MTJ element MTJ into a parallel state. If the MTJ element MTJ is in the parallel state, a write brings the MTJ element MTJ into the antiparallel state.
- IWWL is conducted through the write word line WWL and IWBL is conducted through the write bit line WBL to reverse the state of the MTJ element MTJ.
- Timings for providing the write currents IWWL and IWBL are as shown in FIG. 19 .
- the MTJ element MTJ is in the parallel state or antiparallel state depending on the directions of magnetizations in the two ferromagnetic layers located opposite each other across the tunneling barrier layer.
- each of the first ferromagnetic layer and the second ferromagnetic layer of the free layer corresponds to one of the ferromagnetic layers 122 and 111 in FIGS. 16 and 17 .
- the MTJ element MTJ is initially in the parallel state.
- the MTJ element MTJ is initially in the antiparallel state.
- the direction of magnetizations in the first and second ferromagnetic layers of the free layer are opposite to each other. Accordingly, a synthetic magnetization of the free layer is almost zero.
- the write current IWWL through the write word line WWL induces a magnetic field.
- the direction of magnetizations in the first and second ferromagnetic layers of the free layer follow the direction of the magnetic field induced by the write current IWWL. Therefore, a synthetic direction of magnetization appears of the free layer.
- the direction of magnetizations in the two ferromagnetic layers are prevented from following the direction of the magnetic field induced by the write current IWWL, by adjustably designing the antiferromagnetic coupling of the two ferromagnetic layers of the free layer.
- the direction of magnetizations in the two ferromagnetic layers of the free layer spin clockwise while maintaining the antiferromagnetic coupling.
- the magnetizations follow the magnetic field induced by the write current IWWL.
- the rotations of the direction of magnetizations of the two ferromagnetic layers of the free layer stops. In other words, the rotations make the synthetic direction of magnetization of the free layer parallel to the write bit line WBL.
- Period T 3 (Supply of IWWL and IWBL)
- the write current IWBL flowing through the write bit line WBL with the write current IWWL passing through the write word line WWL induces a synthetic magnetic field.
- the direction of magnetizations in the two ferromagnetic layers of the free layer rotate until the synthetic direction of magnetization of the free layer coincides with the direction of the synthetic magnetic field induced by the write currents IWWL and IWBL.
- the rotations make the synthetic direction of magnetization of the free layer equal to the direction of the easy axis of magnetization of the MTJ element MTJ.
- Period T 4 (Supply of IWBL)
- the write current IWWL conducted through the write bit line WBL is blocked. Then, a magnetic field is induced only by the write current IWBL flowing through the write bit line WBL.
- the direction of magnetizations of the two ferromagnetic layers of the free layer rotate until the synthetic direction of magnetization of the free layer coincides with the direction of the synthetic magnetic field induced by the write current IWBL. In other words, the rotations make the synthetic direction of magnetization of the free layer parallel to the write word line WWL.
- the write current IWBL conducted through the write bit line WBL is blocked. Then, while maintaining the antiferromagnetic coupling, the direction of magnetizations of the two ferromagnetic layers of the free layer rotate until they coincide with the direction of the easy axis of magnetization of the MTJ element MTJ.
- the directions of magnetizations of the two ferromagnetic layers of the free layer have already rotated from the initial state at the period T 4 . Accordingly, energy is more stabilized when the directions of magnetizations are reversed than going back to the initial state. Therefore the directions of magnetizations keep rotating to be reversed even after the write current is blocked.
- a current starts to be conducted through the write word line WWL the specific delay time A earlier than through the write bit line WBL.
- a current may start to be conducted through the write bit line WBL the specific delay time A earlier than through the write word line WWL.
- the direction in which the direction of magnetizations rotate differ from that in the above example.
- the direction of magnetizations of the two ferromagnetic layers of the free layer rotate so that the synthetic direction of magnetization of the free layer coincides with the direction of the magnetic field induced by the write word line WWL and write bit line WBL.
- FIG. 25 is a diagram schematically showing essential parts of the semiconductor memory device according to the fifth embodiment.
- the easy axis of magnetization of the MTJ elements MTJ extends along a direction inclined at an angle of 45° to the write bit lines and write word lines.
- the MTJ element MTJ according to the present embodiment has a configuration suitable for the toggle write scheme, for example, as shown in FIG. 17 .
- FIG. 25 shows an example in which the connection line CONWBL electrically connects the write bit lines WBL.
- FIG. 25 corresponds to FIG. 2 , showing the first embodiment.
- the remaining part of the configuration of the present embodiment is the same as that in FIG. 2 , showing the first embodiment.
- connection line CONWWL may electrically connect the write word lines WWL.
- FIG. 26 corresponds to FIG. 4 , showing the first embodiment, and is the same as FIG. 4 except for the configuration of the MTJ element MTJ and the direction of the easy axis of magnetization.
- connection lines CONWBL and CONWWL may be provided.
- FIG. 27 corresponds to FIG. 5 , showing the first embodiment, and is the same as FIG. 5 except for the configuration of the MTJ element MTJ and the direction of the easy axis of magnetization.
- the write lines are electrically connected together by the connection line regardless of the direction of the easy axis of magnetization of the MTJ elements MTJ. Therefore, the fifth embodiment has the same advantages as those of the first embodiment.
- FIG. 28 is a diagram schematically showing essential parts of the semiconductor memory device according to the sixth embodiment.
- the semiconductor memory device has a memory cell array MCA configured in the same manner as in the first embodiment and a redundant memory cell array RMCA (for replacement).
- an internal circuit is programmed using a program wiring section composed of a plurality of fuses or the like. The internal circuit allows switching to redundant MTJ elements MTJ in the redundant memory cell array MCA even if the address of a defective MTJ element MTJ or of a line containing such an MTJ element MTJ is input during actual use.
- the configuration of the redundant memory cell array is similar to that of the memory cell array MCA. That is, redundant MTJ elements RMTJ are arranged in a matrix. Write bit lines RWBL and write word lines WWL for replacement cross so that the MTJ elements RMTJ constitute intersections. A connection line CONRWBL electrically connects the write bit lines RWBL. In this case, the number of write bit lines RWBL connected together by the connection line CONRWBL is set equal to that L of write bit lines WBL connected together by the connection line CONWBL in the memory cell array MCA.
- the bit lines WBL connected together by one connection line CONWBL and the MTJ elements MTJ through which the bit lines WBL pass are used as a unit to replace the defective MTJ element MTJ with a write bit line RWBL and a redundant MTJ element RMTJ.
- the semiconductor memory device can be operated as in the case where replacement is not carried out. It is also possible to obtain the same advantages as those of the connection line in the memory cell array MCA.
- each redundant memory cell array RMCA is provided for one memory cell array MCA.
- the present invention is not limited to this.
- each of a plurality of units in one redundant memory cell array RMCA may be replaced with a plurality of memory cell arrays MCA.
- the redundant memory cell array RMCA is provided in addition to the memory cell array MCA.
- a redundant memory cell portion may be provided in one memory cell array so that a defective memory cell can be replaced within the same memory array, for example, as shown in FIG. 30 .
- connection line electrically connects write lines in the memory cell array MCA, as in the case of the first embodiment.
- connection line CONRWBL electrically connects the write bit lines RWBL in the memory cell array RMCA.
- the number of write bit lines RWBL connected together is the same as that of write bit lines WBL connected together in the memory cell array MCA. Thus, even if a defective site is replaced, the advantages of the connection line are not impaired.
- a seventh embodiment relates to a semiconductor memory device employing what is called resistance-divided memory cell.
- the resistance-divided cell is described in Jpn. Pat. Appln. KOKAI Publication 2004-220759 and U.S. Pat. No. 6,914,808.
- one memory cell has one MTJ element, and data is read using a current signal obtained by applying a specified voltage to the MTJ element or a voltage signal generated across the MTJ element by supplying a specified current to the MTJ element.
- one memory cell has two MTJ elements holding complementary data. Data is identified on the basis of the ratio of the resistance of one of the MTJ elements to that of the other MTJ element.
- FIG. 31 shows a resistance-divided cell.
- one memory cell has two MTJ elements MTJ and /MTJ connected in series.
- Each of the MTJ elements has one end connected to a write bit line WBL or /WBL, respectively.
- the other ends of the MTJ elements are connected together via selection transistors Q and /Q.
- This connection node constitutes a read bit line RBL.
- a read word line RWL is connected to gates of the selection transistors Q and /Q.
- a write is executed by appropriately controlling the directions of currents through the write word lines WWL and write bit line WBL and /WBL so that the data in the MTJ elements MTJ and /MTJ are opposite to each other.
- a read is executed by defining the resistances of the MTJ elements MTJ and /MTJ as R 1 and R 2 , respectively, and reading a potential V ⁇ R 2 /(R 1 +R 2 ) generated in the read bit line RBL as a result of the application of a voltage V between the write bit lines WBL and /WBL. This potential is compared with a reference potential to determine the data held by the memory cell. Naturally enough, the resistances R 1 and R 2 is high of low depending on the data held in the MTJ elements MTJ and /MTJ.
- the value for a read signal is not dependent on the absolute resistance of the MTJ element MTJ but is determined by the ratio of the resistance of one MTJ element to the resistance of another MTJ element. Accordingly, even if the resistance of the MTJ element varies owing to a variation in manufacturing process or the like, the absolute value of a read signal voltage does not vary. Therefore, a fixed read margin is ensured.
- FIG. 32 is a diagram schematically showing essential parts of the semiconductor memory device according to the seventh embodiment of the present invention.
- a plurality of write bit line pairs each consisting of write bit lines WBL and /WBL are provided.
- the positional relationship between the write bit lines WBL and /WBL is the same for all the bit line pairs. For example, the write bit line WBL is located closer to the top of the drawing, while the write bit line /WBL is located closer to the bottom of the drawing.
- a resistance-divided memory cell MC is connected to between the bit lines of each pair. Each memory cell MC is placed on a matrix.
- the resistance-divided cell has two MTJ elements MTJ and /MTJ and two selection transistors Q and /Q (not shown) as in the case of the configuration shown in FIG. 31 . Further, the connection node between the two MTJ elements MTJ and /MTJ is connected to the read bit line RBL.
- Each write word line WWL is provided so as to pass through the MTJ elements MTJ and /MTJ of the memory cells MC belonging to the same column.
- the write bit lines WBL are electrically connected together by the connection line CONWBL.
- the number of write bit lines WBL connected together may be arbitrary, for example, as shown in FIG. 33 (the figure illustrates four write bit lines WBL).
- the write bit lines /WBL are electrically connected together by a connection line (second connection line) /CONWBL.
- the connection lines CONWBL and /CONWBL are typically located substantially in the center of the memory cell array MCA.
- the write word lines WWL may be electrically connected together by the connection line CONWWL as in the case of FIG. 5 .
- the connection line CONWBL is formed in the same layer as that of the write word lines WWL.
- the connection line CONWWL is formed in the same layer as that of the write bit lines WBL.
- the positional relationship between the write bit lines WBL and /WBL may be reversed between the adjacent write bit line pairs.
- the write bit line current circuit WBLD is provided for each write bit line WBL and the write word line current circuit WWLD is provided for each write word line WWL.
- the write bit line current circuit WBLD and the write word line current circuit WWLD are shared by a plurality of write bit lines WBL and a plurality of write word lines WWL, respectively.
- the eighth embodiment is applicable to the fifth embodiment (toggle write scheme) or the seventh embodiment (resistance-divided memory cell).
- FIG. 38 is a diagram showing essential parts of a semiconductor memory device according to the eighth embodiment of the present invention. As shown in FIG. 38 , one end of each write bit line WBL is connected to one end of a switch circuit SWBL 1 , for example, a transistor. The other end of each switch circuit SWBL 1 is connected to a common line VCONWBL 1 . The common line VCONWBL 1 is connected to the write bit line current circuit WBLD 1 .
- each write bit line WBL is connected to a common line VCONWBL 2 via a switch circuit SWBL 2 , for example, a transistor.
- the common line VCONWBL 2 is connected to the write bit line current circuit WBLD 2 .
- each write word line WWL is connected to one end of a switch circuit SWWL 1 , for example, a transistor.
- the other end of each switch circuit SWWL 1 is connected to a common line VCONWWL 1 .
- the common line VCONWWL 1 is connected to the write bit line current circuit WWLD 1 .
- each write word line WWL is connected to a common line VCONWWL 2 via a switch circuit SWWL 2 , for example, a transistor.
- the common line VCONWWL 2 is connected to the write word line current circuit WWLD 2 .
- a current is supplied to a selected write bit line WBL or write word line WWL depending on whether the switch circuit SWBL 1 , SWBL 2 , SWWL 1 , or SWWL 2 is turned on or off.
- a control circuit described later controls the turn-on and -off of the switch circuits SWBL 1 , SWBL 2 , SWWL 1 , and SWWL 2 . This control will be described later in detail.
- the memory cell array is the same as that in the first, fifth, or seventh embodiment.
- the interconnection lines CONWBL and CONWWL can take any form shown in the first embodiment.
- one or both of the interconnection lines CONWBL and CONWWL may be provided.
- FIG. 38 illustrates the case in which one memory cell array has one common line VCONWBL 1 , one common line VCONWBL 2 , one common line VCONWWL 1 , and one common line VCONWWL 2 .
- a plurality of common lines may be provided for each type.
- a plurality of memory cell arrays may be provided so that adjacent memory cell arrays share the common lines VCONWBL 1 , VCONWBL 2 , VCONWWL 1 , and VCONWWL 2 .
- the switch circuits SWBL 1 , SWBL 2 , SWWL 1 , and SWWL 2 are on.
- the potential of the write bit line WBL is precharged to that of the connection lines VCONWBL 1 and VCONWBL 2 (typically the common potential).
- the potential of the write word line WWL is precharged to that of the connection lines VCONWWL 1 and VCONWWL 2 (typically the common potential).
- the predetermined switch circuit SWBL 1 , SWBL 2 , SWWL 1 , or SWWL 2 is turned off.
- the write bit line WBL and the write word line WWL may be precharged at standby as follows.
- a switch circuit SWPWBL for example, a transistor
- a switch circuit SWPWWL for example, a transistor
- the switch circuits SWPWBL and SWPWWL are on during standby and off during a write.
- FIG. 38 will be described in further detail.
- the description below relates only to the write bit line WBL and the write bit line current circuits WBLD 1 and WBLD 2 .
- the same description also applies to the write word line WWL and the write word line current circuits WWLD 1 and WWLD 2 .
- FIGS. 39 to 41 are diagrams showing a part of the semiconductor memory device in FIG. 38 in detail.
- FIGS. 39 to 41 illustrate the case in which four write bit lines WBL are connected together by the connection line CONWBL.
- the write current flows through the write bit line WBL in both directions.
- the write bit line current circuit WBLD 1 is composed of a current source I 1 and switch circuits SW 11 and SW 12 connected in series between a power supply potential terminal and a common potential terminal.
- the write bit line current circuit WBLD 2 is composed of a current source I 2 and switch circuits SW 21 and SW 22 connected in series between the power supply potential terminal and the common potential terminal.
- the connection node between the switch circuits SW 11 and SW 12 is connected to the connection line VCONWBL 1 .
- the connection node between the switch circuits SW 21 and SW 22 is connected to the connection line VCONWBL 2 .
- the write current flows through the write bit line WBL in one direction.
- the current needs not flow in both directions in either the write bit line WBL or write word line WWL.
- the toggle write scheme it is sufficient that the current flows in only one direction is both write bit line WBL and write word line WWL. In this case, it is possible to use a write current circuit of the configuration shown in FIGS. 40 and 41 .
- the part corresponding to the write bit line current circuit WBLD 2 is not provided.
- the connection line VCONWBL 2 is simply connected to the common potential terminal.
- the write bit line current circuit WBLD 1 is the same as that shown in FIG. 39 .
- the write bit line current circuit WBLD 1 has only the current source I 1 , connected to the connection line VCONWBL 1 .
- FIGS. 42 to 45 in the second interconnected unit from the top, a write is executed on the MTJ elements MTJ (shown by circle) through which the second write bit line WBL from the top of the unit passes.
- the selected MTJ elements MTJ are located to the left of the connection line CONWBL in the drawings.
- the selected MTJ elements MTJ are located to the right of the connection line CONWBL in the drawings.
- the write current flows from the left to right of the drawings (for example, a write of “1”).
- FIGS. 43 and 45 the write current flows from the right to left of the drawings (for example, a write of “0”).
- switches SW 11 and SW 22 are turned on. Further, only one of switches SWBL 1 which is connected to the selected write bit line WBL is turned on. All the switches SWBL 2 are turned on.
- the switches SW 12 and SW 21 are turned on. Further, all the switches SWBL 1 connected to the interconnection units (unselected interconnected units) other than those (selected interconnected units) containing the selected MTJ elements MTJ are turned on. All the switches SWBL 2 connected to the unselected interconnected units remain off. For the switches SWBL 1 and SWBL 2 connected to the selected interconnected units, the switch SWBL 1 connected to the selected bit line WBL and all the switches SWBL 2 are on.
- the switches SW 11 and SW 22 are turned on. Further, all the switches SWBL 2 connected to the unselected interconnected units are turned on. All the switches SWBL 1 connected to the unselected interconnected units remain off. For the switches SWBL 1 and SWBL 2 connected to the selected interconnected units, the switch SWBL 2 connected to the selected bit line WBL and all the switches SWBL 1 are on.
- switches SW 12 and SW 21 are turned on. Further, only one of switches SWBL 2 which is connected to the selected write bit line WBL is turned on. All the switches SWBL 1 are turned on.
- the switches SW 11 and SW 22 may be always on.
- the write bit line current circuits WBLD 1 and WBLD 2 are configured in the same manner as in FIG. 40 or 41 .
- each switch circuit SWBL 1 is controlled by a write bit line write control circuit WBLC 1 .
- Each switch circuit SWBL 2 is controlled by a write bit line write control circuit WBLC 2 .
- Each write bit line write control circuit WBLC 1 is supplied with control signals LSEL, DAT 1 , and WACT, and address signals USEL(m) and SEL(n).
- Each write bit line write control circuit WBLC 2 is supplied with control signals RSEL, DAT 0 , and WACT, and the address signals USEL(m) and SEL(n). These control and address signals are the same as those in the second embodiment.
- Each of the switch circuits SWBL 1 and SWBL 2 is controlled in accordance with a combination of the control signals LSEL, RSEL, DAT 0 , DAT 1 , USEL(m), SEL(n), and WACT.
- the write bit lines WBL are connected together and/or the write word lines WWL are connected together, as in the case of the first embodiment.
- the same effects as those of the first embodiment are produced.
- the write bit lines WBL share the write bit line current circuits WBLD 1 and WBLD 2 .
- the write bit lines WWL share the write word line current circuits WWLD 1 and WWLD 2 . This serves to reduce the required numbers of write bit line current circuits WBLD 1 and WBLD 2 and write word line current circuit WWLD 1 and WWLD 2 .
- a ninth embodiment relates to a read system circuit.
- FIG. 60 shows an example in which a write bit line and a read bit line are provided in the same wiring.
- a transfer gate transistor XFER for selecting a desired bit line at a write operation is connected to both ends of a bit line BL.
- bit line BL is connected to a sense amplifier SA via a transfer gate transistor RXFER for selecting the desired bit line at a read operation.
- a reference potential is supplied to the sense amplifier SA.
- Each memory cell MC is composed of an MTJ element MTJ and a selector transistor T connected in series between the bit line BL and a common potential line.
- a read system circuit shown in FIG. 60 can be applied when write bit lines WBL are not connected by a connection line CONWBL as the embodiments of the present invention. Therefore, this circuit can be used when only the write word lines WWL are interconnected.
- R/W separation cell read/write separation type memory cell
- FIG. 61 shows essential parts of a semiconductor memory device according to the ninth embodiment of the present invention.
- the write bit lines WBL are interconnected and the R/W separation cell is applied.
- the write bit lines WBL are interconnected by the connection line CONWBL.
- One end of each MTJ element MTJ is connected to the write bit line WBL; the other end is connected to one end of the selector transistor T; and the other end of the selector transistor T is connected to read bit lines RBL.
- Each read bit line RBL is connected to an input end of the sense amplifier via the transfer gate transistor RXFER.
- a read operation in the present embodiment can be made as follows, for example. First, a potential of a write bit line WBL is set at a ground potential. Next, a selector transistor T is turned on, and data stored in an MTJ element MTJ is transferred to a read bit line RBL. Then, a sense amplifier SA is activated to sense data. A write operation is identical to a case in which no R/W separation cell is applied.
- a write word line WWL is not illustrated here.
- the write word line WWL is irrelevant to the read operation, and thus, whether or not the read bit line RBL is separated/shared is irrelevant to whether or not the write word lines WWL are interconnected according to embodiments.
- the present embodiment shows an example of using so-called 1T1R-configured memory cells where a memory cell MC is configured by serially connected one MTJ element MTJ and one selector transistor T.
- the present embodiment can be applied to other configured memory cells as well.
- FIGS. 60 and 61 each show an example in which four bit lines BL and read bit lines RBL share one sense amplifier SA, more bit lines BL and read bit lines RBL, for example, the 8 bit lines can share one sense amplifier SA.
- the sense amplifiers may be provided for each bit line BL and for each read bit line RBL.
- read bit lines RBL which belongs to different interconnected units may share one sense amplifier SA.
- the write bit lines WBL are interconnected and/or the write word lines WWL are interconnected.
- the R/W separation cell when write bit lines WBL are interconnected, the R/W separation cell is employed.
- the write bit lines WBL are interconnected, data can be read out from a desired MTJ element MTJ.
- a tenth embodiment relates to I/O allocation in a memory cell array.
- FIG. 62 illustrates a conventional case, i.e., I/O allocation in the case when write word lines WWL are not interconnected. Now, a description will be given by way of example of a case in which two I/Os are provided in one memory cell array MCA.
- the memory cell array MCA is generally divided into regions as many as number of I/Os allocated to one memory cell array, and one I/Os allocated to one region. That is, as shown in FIG. 62 , when two I/Os are allocated to one memory cell array, the memory cell array is divided into two regions (I/O blocks). For example, I/O ⁇ 0 > is allocated to a left side I/O block, and I/O ⁇ 1 > is allocated to a right I/O block. Then, write bit lines WBL which belong to each I/O block are selected at the same time when one read/write operation. As a result, by one read/write operation, data can be written into more than one (two, for FIG. 62 ) memory cells (MTJ elements).
- MTJ elements memory cells
- the write word lines WWL are interconnected, for example, at the center of a memory cell array as in the embodiments of the invention, the dividing technique shown in FIG. 62 cannot be used. This is because a write current which flows through one write word line WWL at one side (for example, at the left side) is branched at the other side (for example, at the right side), and the current which flows through each of the write word lines WWL at the other side is smaller than a required one for a write operation. Note that performing write operation for each I/O can solve the problem, but it requires a longer time to complete the operation.
- FIG. 63 shows essential parts of a semiconductor memory device according to the tenth embodiment of the present invention.
- a memory cell array MCA is divided into two sub-arrays SMCA with a connection line CONWWL used as a border, and each sub-array SMCA is further divided into two I/O blocks B, for example.
- I/O ⁇ 0 > is allocated to one (for example, left side) I/O block B
- I/O ⁇ 1 > is allocated to the other (for example, right side) I/O block B.
- one memory cell array MCA is divided into two sub-arrays SMCA, and more than one I/Os are allocated to each of these sub-arrays similarly.
- MTJ element MTJ memory cell allocated to the left sub-array SMCA.
- a write current flows in one write word line WWL, and is branched at the connection line CONWWL.
- the divided write currents flow in four lines WWL in the right sub-array SMCA.
- the write current is supplied to a respective one of the write bit lines WBL in an I/O block B of I/O ⁇ 0 > and an I/O block B for I/O ⁇ 1 > in the left sub-array SMCA.
- data is written at the same time into each of the MTJ elements MTJ in the I/O block B of I/O ⁇ 0 > and the I/O block B of I/O ⁇ 1 >.
- more than one I/O blocks in a left half or a right half of one memory cell array MCA are activated at the same time, and a write operation can be made.
- FIG. 63 shows one write bit line WBL in each I/O block. However, more write bit lines WBL are periodically provided, and may be interconnected as shown in FIG. 55 or not.
- the same I/O is allocated to the same side block in each sub-array SMCA, but this allocation is not limited thereto.
- I/O ⁇ 0 >, I/O ⁇ 1 >, I/O ⁇ 1 >, and I/O ⁇ 0 > are allocated from the left of FIG. 63 , whereby a mirror face object may be provided with the connection line CONWWL as a border.
- FIG. 64 shows essential parts of a semiconductor memory device according to another example of the tenth embodiment.
- a memory cell array MCA is divided into two sub-arrays SMCA with the connection line CONWWL as a border, and each sub-array SMCA is divided into four I/O blocks B. Then, in each sub-array SMCA, I/O ⁇ 0 >, I/O ⁇ 1 >, I/O ⁇ 2 >, and I/O ⁇ 3 > are allocated from the left in an I/O block B.
- write bit lines WBL are interconnected and/or write word lines WWL are interconnected.
- a memory cell array is divided into two sub-arrays SMCA with the connection line SMCA as a border, and each sub-array SMCA is divided into more than one I/O blocks B.
- write word lines WWL are interconnected, data can be written into more than one MTJ elements MTJ by one control.
- An eleventh embodiment relates to a configuration of a peripheral circuit for write bit lines WBL on the tenth embodiment.
- the present embodiment also relates to a case in which a current needs to be able to flow in a write bit line WBL in the both direction.
- a configuration shown below can be applied to a write word line WWL.
- FIG. 65 shows essential parts of a semiconductor memory device according to the eleventh embodiment of the present invention.
- FIG. 65 shows a case in which each of the write bit lines WBL which belong to the same I/O block B, which is divided into two in the memory cell array, is connected to the same connection line.
- a memory cell array MCA is divided into sub-arrays SMCA and I/O blocks B in accordance with the same rule shown in FIG. 63 .
- Write bit lines WBL are interconnected by the connection line CONWBL on a four by four line basis, for example.
- Common lines VCONWBL 0 and VCONWBL 1 are provided at the upper side of a memory cell array MCA.
- Common lines VCONWBL 0 and VCONWBL 1 are also provided at the lower side of the memory cell array.
- Each of the write bit lines WBL which belong to an I/O block B to which I/O ⁇ 0 > is allocated is connected to the common line VCONWBL 0 via a switch circuit (transfer gate) SWBL 0 such as a transistor.
- a switch circuit transfer gate
- each of the write bit lines WBL which belong to an I/O block B to which I/O ⁇ 1 > is allocated is connected to the common line VCONWBL 1 via a switch circuit (transfer gate) SWBL 1 such as a transistor.
- Each of the write bit line current circuits WBLD is composed of a constant current source I, a switch circuit SW 1 , and a switch circuit SW 2 which are connected in series between a power supply end and a common potential end.
- a connection node between the switch circuit SW 1 and the switch circuit SW 2 is connected to the common lines VCONWBL 0 or VCONWBL 1 .
- each of the write bit line current circuits WBLD may be 1 ⁇ 2 of one required to flow the write current.
- the driving capability used here denotes a current supply capability and a current drawing capability.
- a layout area occupied by a write bit line current circuit is reduced by a reduced number of write bit line current circuits WBLD.
- one write bit line current circuit WBLD can be provided for each of the common lines VCONWBL 0 and VCONWBL 1 . This can reduce the layout area.
- FIG. 66 shows a case in which connection lines for connecting write bit lines WBL are independent for each I/O block B.
- FIG. 66 shows essential parts of a semiconductor memory device according to another example of the eleventh embodiment.
- one set of common lines VCONWLB 0 or one set of common lines VCONWBL 1 are provided for each I/O block B.
- one write bit line current circuit WVLD is connected to a respective one of the common lines VCONWML 0 and VCONWBL 1 .
- Each write bit line current circuit WBLD has a capability of driving a required write current.
- each write bit line current circuit WBLD and the corresponding I/O block B can be reduced to the minimum.
- resistance and parasitic capacitance of the wiring resistance between these circuit and block can be reduced. Therefore, influence caused by the wiring resistance can be limited to minimum, and a high speed write operation can be achieved. It is suffice that a total of two common lines VCONWBL 0 or VCONWBL 1 are allocated on the top and bottom of each I/O block. Thus, an area of the wiring region is reduced.
- FIG. 67 shows a layout of the semiconductor memory device according to the eleventh embodiment.
- a pair of source/drain diffusion regions SD configuring a part of one of the switch circuits SWBL 0 and SWBL 1 is independent of a pair of source/drain diffusion regions SD configuring a part of the other one of the switch circuits SWBL 0 and SWBL 1 .
- One gate electrode G is provided between each pair of source/drain diffusion regions SD. The gate electrode G extends in the same direction as the write bit line WBL.
- One of each pair of the source/drain diffusion regions SD is electrically connected to the write bit line WBL, and the other one is electrically connected to the common line VCONWBL 0 or VCOMWBL 1 .
- FIG. 68 shows a layout of a semiconductor memory device according to another example of the eleventh embodiment.
- one source/drain diffusion region SD for switch circuits SWBL 0 and SWBL 1 is shared with a source/drain diffusion region SD for the adjacent switch circuits SWBL 0 and SWBL 1 . That is, the source/drain diffusion region SD connected to the write bit line WBL is in line with another source/drain diffusion region with a gate electrode G is sandwiched between these regions.
- Two gate electrodes G extend in the same direction of the write bit line WBL at both of the right and left sides of a contact for the write bit line WBL, and these two gate electrodes G are realized by a common bended gate electrode.
- the gate electrodes G have such a structure, so that its layout can be reduced even without reducing a channel width of the switch circuit SWBL 0 or SWBL 1 .
- the source/drain diffusion regions SD need to be separated from each other. Thus, it is not necessary to allocate the write bit line WBL at the upper side in the drawing showing the separated region. However, it is desirable that the periodicity of wiring patterns is not deformed from the viewpoint of controllability in lithography process. Thus, a dummy bit line DWBL having the same pattern as the write bit line WBL is allocated to a separated portion of the I/O block B. In this manner, element isolating regions can be provided while the periodicity of memory cells is maintained.
- FIG. 68 shows a write bit line WBL or the like
- More than one dummy bit lines DWBL may be provided instead of single one.
- the dummy bit line WBL is preferably connected to a common potential terminal to fix a potential.
- the present embodiment shows an example in which the gate electrode G of the switch circuits SWBL 0 and SWBL 1 extends in parallel to the write bit line WBL in a plane.
- the gate electrode G can also extend along a direction orthogonal to the write bit line WBL in a plane.
- the dummy bit line DWBL can be provided, and a spare region generated by this allocation can be used for drawing the gate electrode G or a contact region for connection between the gate electrode G and an upper wiring.
- a region RF including reference cells for read may be provided between a region M including memory cells and a region D of the dummy bit line DWBL with the I/O block B as a border.
- a region RD including redundancy memory cells can be provided instead of the region RF. That these regions RF and RD is more desirable to exist inside of a memory cell array MCA than at an end of the memory cell array MCA from the viewpoint of lithography.
- a layout of the layers other than the write bit lines WBL, for example of the MTJ elements MTJ, is desirable to be similar to ordinary memory cells as much as possible from the viewpoint of lithography.
- write bit lines WBL are interconnected and/or write word lines WWL are interconnected.
- a twelfth embodiment relates to a read operation.
- FIG. 71 shows a layout of essential parts of a semiconductor memory device according to the twelfth embodiment of the present invention.
- a read word line driver RWLD is provided to the left, for example, of a memory cell array MCA. That is, a read word line RWL is driven as a so-called single end configuration from one end of the read word line. Namely, the read word line RWL is shared by all the I/O blocks B contained in one memory cell array MCA.
- the read word line driver RWLD may be provided to the right side of the memory cell array MCA.
- the read word line driver RWLD is still provided at one end of the memory cell array MCA and can be shared by the adjacent memory cell arrays MCA.
- the read word line RWL is connected to a gate electrode of a selector transistor T which belongs to the same column (or lines) in a direction which is different from that of the write bit line WBL.
- a write word line WWL switch circuit (transfer gate, XFER) and a control circuit WWLXFER are provided at the left and right side of the memory cell array MCA.
- a write word line source and control circuit WWLSRC is provided outside of one circuit WWLXFER.
- a write word line sink and control circuit WWLSNK is provided at the outside of the other circuit WWLXFER.
- a sense amplifier SA is provided, for example, at lower side of the memory cell array MCA.
- a write bit line switch circuit (transfer gate, XFER) and control circuit WBLXFER are provided at the upper and lower side of the memory cell array MCA.
- a write bit line source/sink circuit and control circuit WBLSRC/SNK are provided at the outside of the circuit WBLXFER.
- the sense amplifier SA may be provided at the upper side of the memory cell array MCA.
- FIG. 73 shows a layout of essential parts of a semiconductor memory device according to another example of the twelfth embodiment.
- the memory cell array MCA is divided into four I/O blocks.
- I/O ⁇ 0 >, I/O ⁇ 1 >, I/O ⁇ 0 >, and I/O ⁇ 1 > are allocated to each block from the left, and they are described as I/O ⁇ 0 L>, I/O ⁇ 1 L>, I/O ⁇ 0 R>, and I/O ⁇ 1 R>.
- the read word line RWL is separated between a block B to which I/O ⁇ 1 L> is allocated and a block B to which I/O ⁇ 0 R> is allocated.
- read word line drivers RWLDL and RWLDR are provided at the outside of the left and right side of the memory cell array MCA, respectively.
- the left read word line RWLL is driven by the read word line driver RWLDL.
- the right read word line RWLR is driven by the read word line driver RWLDR.
- FIG. 73 shows a case in which one memory cell array MCA is divided in accordance with the same rule as that shown in FIG. 63 . Also in the case where more than one I/Os are used, however, the read word lines RWLL and RWLR and the read word line drivers RWLDL and RWLDR can be provided as shown in FIG. 73 .
- write bit lines WBL are interconnected and/or write word lines WWL are interconnected.
- the configuration shown in FIG. 73 according to the present embodiment can make the length of the read word line RWL half of that of FIG. 71 .
- the wiring capacitance (parasitic capacitance) and the wiring resistance are 1 ⁇ 2, which realizes a higher read word line speed.
- the following advantage can be attained.
- a read operation needs to be made before a write operation, i.e., a so-called Read before Write operation is required.
- the read operation and the write operation is possible independently between the left portion and the right portion of the memory cell array MCA in interleave operation.
- the toggle write scheme while the write operation is made at one portion of the memory cell array MCA, the read operation can be made at the same time to prepare for the write operation at the other portion.
- a thirteenth embodiment relates to an operation of a switch circuit (transfer gate) for connecting write lines and common lines (common power lines) which interconnect write lines.
- a potential of a write line is fixed to a specific potential, for example, a common potential or the like in a unselected state, a standby state or the like in a write operation.
- a specific potential for example, a common potential or the like in a unselected state, a standby state or the like in a write operation.
- fewer transfer gates make a switching operation at the same time.
- a circuit configuration is as simple as possible from the viewpoint of a chip size and the like.
- FIGS. 74 to 76 each shows a semiconductor memory device according to a first example of the thirteenth embodiment of the present invention.
- FIGS. 74 , 75 and 76 show a standby state, when data is written into an MTJ element MTJ at the left side of a connection line CONWWL, and when data is written into an MTJ element MTJ at the right side of the connection line CONWWL, respectively.
- FIGS. 75 and 76 each shows an example of making a write operation for an MTJ element MTJ in a second top interconnected unit in the drawings.
- write word lines WWL (for example, four lines) passing through MTJ elements MTJ are connected by the connection line CONWWL.
- One end of each write line WWL is connected to a common line VCONWWL 1 via a switch circuit (transfer gate) SWWL 1 composed of, for example, a transistor.
- One end of the common line VCONWWL 1 is connected to a constant current source IW via a switch circuit SWW 1 composed of, for example, a transistor, and the other end is connected to a common potential end via a switch circuit SWW 2 composed of, for example, a transistor.
- each write word line WWL is connected to a common line VCONWWL 2 via a switch circuit (transfer gate) SWWL 2 composed of, for example, a transistor.
- the common line VCONWWL 2 is also connected to a common potential end.
- a connection node between one end of each write word line WWL and the switch circuit SWWL 1 is connected to a specific potential end (for example, common potential end) via the switch circuit SWPWWL 1 composed of, for example, a transistor.
- a connection node between the other end of each write line WWL and the switch circuit SWWL 2 is connected to a specific potential end (for example, common potential end) via the switch circuit SWPWWL 2 composed of, for example, a transistor.
- the common line VCONWWL 1 is electrically disconnected from the common potential, and is connected to the constant current source IW.
- all the switch circuits SWPWWL 1 and SWPWWL 2 are turned off.
- write operation is carried out as shown in FIG. 76 . That is, in an interconnected unit including a selected MTJ element MTJ, all the switch circuits SWWL 1 and the switch circuit SWWL 2 connected to the selected write word line WWL are turned on. As a result, a write current as indicated by the arrow flows. As for the number of switch circuits (enclosed in circle) which operate at this time, a total of five switch circuits SWWL 1 and SWWL 2 operate, and a total of eight switch circuits SWPWWL 1 and SWPWWL 2 operate.
- the switch circuits SWPWWL 1 and SWPWWL 2 are connected to both ends of write word lines WWL. However, a similar operation can be made even if only either of these switch circuits is connected.
- the switch circuits SWPWWL 1 and SWPWWL 2 are not provided for all the write word lines WWL, but only one of the switch circuits may be provided at least for one write word line WWL, thereby enabling a similar operation. By doing this, the number of switch circuits operating at the time of a write operation further decreases.
- FIGS. 77 to 79 A second example of the present embodiment will be described with reference to FIGS. 77 to 79 .
- a potential of the write word line WWL is fixed by the switch circuits SWPWWL 1 and SWPWWL 2 provided for each write word line WWL.
- a potential of a write word line WWL during a standby mode is fixed without using such a switch circuit.
- the present example utilizes the fact that one of two common lines can always be set to a common potential because only a write current flows in a write line (write word line WWL) in only one direction.
- FIGS. 77 to 79 each shows a semiconductor memory device according to the second example of the thirteenth embodiment.
- FIGS. 77 , 78 and 79 show a standby state, when data is written into an MTJ element MTJ at the left side of a connection line CONWWL, and when data is written into an MTJ element MTJ at the right side of the connection line CONWWL, respectively.
- FIGS. 78 and 79 each illustrates a write operation for an MTJ element MTJ in a second top interconnected unit in the drawings.
- FIGS. 77 to 79 the configurations are identical to FIGS. 77 to 79 without the switch circuits SWPWWL 1 and SWPWWL 2 .
- FIG. 77 in a standby state, all the switch circuits SWWL 1 are turned off, and all the switch circuits SWWL 2 are turned on.
- all the write word lines WWL are connected to a common line VCONWWL 2 set to a common potential, and the potential of write word lines WWL is fixed to the common potential.
- one or seven switch circuits operate according to the position of the selected MTJ element MTJ.
- a switching noise can be reduced to the minimum and low current consumption can be achieved.
- FIGS. 80 to 84 each shows a semiconductor memory device according to a third example of the thirteenth embodiment of the present invention.
- FIG. 80 shows a standby state.
- FIGS. 81 and 82 each shows a case when data is written into an MTJ element MTJ at the upper side of a connection line CONWBL.
- FIG. 81 shows a case in which a write current flows from the top to the bottom of the figure
- FIG. 82 shows a case in which a write current flows from the bottom to the top of the figure.
- FIGS. 83 and 84 each shows a case when data is written into an MTJ element MTJ at the lower side of the connection line CONWBL.
- FIG. 83 shows a case in which a write current flows from the top to the bottom in the drawing
- FIG. 84 shows a case in which a write current flows from the bottom to the top in the drawing.
- FIGS. 81 and 84 each shows an example of a write operation for an MTJ element MTJ in an interconnected unit at the center of the figure.
- write bit lines WBL (for example, four lines) passing through MTJ elements MTJ are connected by a common line VCONWBL.
- One end of each write line WBL is connected to a common line VCONWBL 1 via a switch circuit (transfer gate) SWBL 1 composed of, for example, a transistor.
- the common line VCONWBL 1 is also connected to a constant current source IB 1 via a switch circuit SWB 11 composed of, for example, a transistor, and is connected to a common potential end via a switch circuit SWB 12 composed of, for example, a transistor.
- each write line WBL is connected to a common line VCONWBL 2 via a switch circuit (transfer gate) SWBL 2 composed of, for example, a transistor.
- the common line VCONWBL 2 is also connected to a constant current source IB 2 via a switch circuit SWB 21 composed of, for example, a transistor, and is connected to a common potential end via a switch circuit SWB 22 composed of, for example, a transistor.
- Each connection node between one end of each write bit line WBL and the switch circuit SWBL 1 and each connection node between the other end of each write bit line WBL and the switch circuit SWBL 2 are connected to a specific potential end (for example, common potential end) via a switch circuit SWPWBL composed of, for example, a transistor.
- the common line VCONWBL 1 When data is written in the MTJ element MTJ at the upper side of the connection line CONWBL by a write current flowing from the top to the bottom, the common line VCONWBL 1 is disconnected from the common potential end, and is connected to a constant current source IB 1 , as shown in FIGS. 81 and 83 .
- the common line VCONWBL 2 When data is written in the MTJ element MTJ at the upper side of the connection line CONWBL by a write current flowing from the bottom to the top, the common line VCONWBL 2 is disconnected from the common potential end, and is connected to a constant current source IB 2 , as shown in FIGS. 82 and 84 .
- FIGS. 85 to 93 each shows a semiconductor memory device according to a fourth example of the thirteenth embodiment of the present invention.
- FIG. 85 shows a standby state.
- FIGS. 86 to 89 each shows a case in which data is written into a selected MTJ element MTJ at the upper side of a connecting line CONWBL.
- FIGS. 90 to 93 each shows a case in which data is written into a selected MTJ element MTJ at the lower side of the connection line CONWBL.
- each write bit line WBL which belongs to an I/O block to which I/O ⁇ 0 > is allocated, and the other end thereof are connected to the common lines VCONWBL 01 and VCONWBL 02 , respectively, via the switch circuits (transfer gates) SWBL 1 and SWBL 2 composed of, for example, transistors.
- each write bit line WBL which belongs to an I/O block to which I/O ⁇ 1 > is allocated, and the other end thereof are connected to the common lines VCONWBL 11 and VCONWBL 12 , respectively, via the switch circuits (transfer gate) SWBL 1 and SWBL 2 composed of, for example, transistors.
- the common line VCONWBL 01 is connected to a constant current source IB 01 via a switch circuit SWB 011 composed of, for example, a transistor, and the other end thereof is connected to a common potential end via a switch circuit SWB 012 composed of, for example, a transistor.
- the common line VCONWBL 02 is connected to a constant current source IB 02 via a switch circuit SWB 021 composed of, for example, a transistor, and the other end thereof is connected to the common potential end via a switch circuit SWB 022 composed of, for example, a transistor.
- the common line VCONWBL 11 is connected to a constant current source IB 11 via a switch circuit SWB 111 composed of, for example, a transistor, and the other end thereof is connected to the common potential end via a switch circuit SWB 112 composed of, for example, a transistor.
- the common line VCONWBL 12 is connected to a constant current source IB 12 via a switch circuit SWB 121 composed of, for example, a transistor, and the other end thereof is connected to the common potential end via a switch circuit SWB 122 composed of, for example, a transistor.
- connection node between each write bit line WBL and each of the switch circuits SWB 1 and SWBL 2 is connected to the common potential end via the switch circuit SWPWBL in the same manner as FIG. 80 .
- the common line VCONWBL 01 is electrically disconnected from the common potential end, and is connected to the constant current source IB 01 .
- the common line VCONWBL 02 is electrically disconnected from the common potential end, and is connected to the constant current source IB 02 .
- the common line VCONWBL 11 is electrically disconnected from the common potential end, and is connected to the constant current source IB 11 .
- the common line VCONWBL 12 is electrically disconnected from the common potential end, and is connected to the constant current source IB 12 .
- a switch circuit SWBL 1 connected to a selected write bit line WBL and all the switch circuits SWBL 2 are turned on in each of the selected interconnected units of I/O ⁇ 0 > and I/O ⁇ 1 >, as shown in FIGS. 86 to 89 .
- all the circuits SWPWBL are turned off in a selected interconnected unit.
- a write current as indicated by the arrow flows.
- AS for the number of switch circuits (enclosed in circle) which operates at this time a total of five switch circuits SWBL 1 and SWBL 2 operate, and a total of eight switch circuits SWPWBL operate.
- the shown example illustrates the write lines WWL are fixed to the common potential via the switch circuits SWWL 1 and SWWL 2 and the common lines VCONWWL 1 and VCONWWL 2 which are connected to the common potential end without providing the switch circuits SWPWWL 1 and SWPWWL 2 .
- fixing a potential of a write line with this technique requires a very large number of switch circuits to be turned on/off at the time of one write operation. This phenomenon is undesirable because it increases switching noise or current consumption.
- Each of the examples of the present embodiment show a switch circuit SWPWBL remains on in a unselected interconnected unit.
- a switch circuit SWPWBL remains on in a unselected interconnected unit.
- an on/off of the switch circuits SWPWBL are controlled for each memory cell array MCA. This is because a period of one write operation is generally not so long as compared with a potential of a write bit line WBL being changed due to a leak current of a transistor.
- the switch circuits SWBL 1 , SWBL 2 , SWWL 1 , and SWWL 2 are provided at both sides of each of the write word lines WWL and each of the write bit lines WBL. For this reason, a very large number of driver circuits are included in a chip.
- the total value is as large as 65 ⁇ A in the whole chip.
- a driver circuit DRV is connected to each of the switch circuits SWBL 1 , SWBL 2 , SWWL 1 , and SWWL 2 .
- the driver circuits DRV controls he switch circuits SWBL 1 , SWBL 2 , SWWL 1 , and SWWL 2 .
- a channel of each transistor configuring such a driver circuit DRV or a transistor Tr configuring at least a final stage is set wider than a channel of the switch circuits SWBL 1 , SWBL 2 , SWWL 1 , and SWWL 2 .
- absolute value of a threshold voltage of each of the transistors configuring the driver circuit DRV or a transistor Tr configuring at least a final stage may be higher than that of each of the switch circuits SWBL 1 , SWBL 2 , SWWL 1 , and SWWL 2 to reduce sub-threshold current of the transistor Tr.
- write bit lines WBL are interconnected and/or write word lines WWL are interconnected.
- switch circuits SWBL 1 , SWBL 2 , SWWL 1 , and SWWL 2 are turned on/off for each interconnected unit.
- a very small number of switch circuits are turned on/off by one write operation. Therefore, a switching noise or current consumption can be reduced.
- a fourteenth embodiment shows an example of memory cell array configuration of a so-called block redundancy in which a memory cell array exclusively used for redundancy is allocated other than a ordinal memory cell array.
- FIG. 95 is a diagram showing a semiconductor memory device according to the fourteenth embodiment of the present invention.
- FIG. 95 illustrates a case in which a block redundancy system is applied only to write word lines WWL.
- more than one memory cell arrays MCA are provided on a chip C with an interval.
- the memory cell arrays MCA are composed of ordinary memory cells (MTJ elements MTJ).
- Redundancy memory cell arrays RMCA composed of redundancy memory cells are provided adjacent to the top memory cell array MCA.
- Write bit lines WBL extend in a vertical direction in the figure
- write word lines WWL extend in a horizontal direction in the figure.
- the redundancy memory cell array RMCA is smaller than an ordinary memory cell arrays MCA.
- the number of write word lines WWL in the redundancy memory cell array RMCA is smaller than that of write word lines WWL in the ordinary memory cell array MCA.
- a ratio in number between them is 1:8.
- a so-called bit line length which is defined as a number of memory cells connected one bit line, in the redundancy memory cell array RMCA is shorter than that in the ordinary memory cell array MCA. Therefore, the wiring resistance of the write bit line RWBL in the redundancy memory cell array MCA is smaller than that of the write bit line WBL in the ordinary memory cell array MCA (for example, 1/8 in the above example).
- the wiring resistance is small and a sufficient write current can be made to flow.
- the write bit lines WBL of the ordinary memory cell array MCA are interconnected, and the write bit lines RWBL of the redundancy memory cell array RMCA are not interconnected, thereby making it possible to simplify a control circuit of a write system in the redundancy cell array RMCA to realize a small chip size.
- a block redundancy system is applied to a row redundancy as an example.
- write word lines WWL in the redundancy memory cell array RMCA are not interconnected to simplify a control circuit of a write system similarly.
- write bit lines (write word lines) in the redundancy memory cell array RMCA can also be interconnected.
- write bit lines WBL are interconnected and/or write word lines WWL are interconnected.
- write word lines WWL (and write bit lines WBL) are not interconnected in the small sized redundancy memory cell array.
- a sufficient write current can be made to flow in the write word lines WWL arranged in the redundancy memory cell array and a control circuit of a write system can be simplified.
- a fifteenth embodiment relates to write lines arranged in a vertical direction.
- FIG. 96 is a perspective view showing a semiconductor memory device according to the fifteenth embodiment of the present invention.
- write lines for example, write word lines WWL
- the write word lines WWL are interconnected by a connection line CONWWL which extends in a vertical direction.
- the connection line CONWWL may be realized by, for example, a set of via plugs which contacts two adjacent write word lines WWL.
- FIG. 96 shows an example in which only one kind of write lines (write word lines WWL) are interconnected for the sake of convenience
- write bit lines WBL may be interconnected.
- memory cells can be realized by, for example, so-called simple cross point type memory cells composed of only one MTJ element MTJ or 1D1R type memory cells composed of one MTJ element MTJ and one diode.
- a read bit line RBL can be provided.
- write bit lines WBL are interconnected and/or write word lines WWL are interconnected.
Abstract
Description
Claims (40)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/384,501 US7359234B2 (en) | 2004-11-30 | 2006-03-21 | Semiconductor memory device |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004-346464 | 2004-11-30 | ||
JP2004346464 | 2004-11-30 | ||
US6514305A | 2005-02-24 | 2005-02-24 | |
JP2005-346720 | 2005-11-30 | ||
JP2005346720A JP4388008B2 (en) | 2004-11-30 | 2005-11-30 | Semiconductor memory device |
US11/384,501 US7359234B2 (en) | 2004-11-30 | 2006-03-21 | Semiconductor memory device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US6514305A Continuation-In-Part | 2004-11-30 | 2005-02-24 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060158919A1 US20060158919A1 (en) | 2006-07-20 |
US7359234B2 true US7359234B2 (en) | 2008-04-15 |
Family
ID=36683700
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/384,501 Active 2025-09-08 US7359234B2 (en) | 2004-11-30 | 2006-03-21 | Semiconductor memory device |
Country Status (2)
Country | Link |
---|---|
US (1) | US7359234B2 (en) |
JP (1) | JP4388008B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10644065B2 (en) * | 2018-09-14 | 2020-05-05 | Toshiba Memory Corporation | Nonvolatile memory device |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2009016824A1 (en) * | 2007-08-01 | 2009-02-05 | Panasonic Corporation | Nonvolatile storage device |
JP5100514B2 (en) * | 2008-06-02 | 2012-12-19 | 株式会社東芝 | Semiconductor memory |
US8385106B2 (en) * | 2009-09-11 | 2013-02-26 | Grandis, Inc. | Method and system for providing a hierarchical data path for spin transfer torque random access memory |
KR20150022242A (en) | 2013-08-22 | 2015-03-04 | 에스케이하이닉스 주식회사 | Semiconductor Memory Apparatus |
US9536926B1 (en) * | 2015-12-22 | 2017-01-03 | International Business Machines Corporation | Magnetic tunnel junction based anti-fuses with cascoded transistors |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5953248A (en) * | 1998-07-20 | 1999-09-14 | Motorola, Inc. | Low switching field magnetic tunneling junction for high density arrays |
WO2000042614A1 (en) | 1999-01-13 | 2000-07-20 | Infineon Technologies Ag | Read/write architecture for a mram |
JP2001236781A (en) | 1999-12-16 | 2001-08-31 | Toshiba Corp | Magnetic memory device |
US6363007B1 (en) * | 2000-08-14 | 2002-03-26 | Micron Technology, Inc. | Magneto-resistive memory with shared wordline and sense line |
JP2002170376A (en) | 2000-09-25 | 2002-06-14 | Mitsubishi Electric Corp | Thin film magnetic storage device |
US20020097597A1 (en) | 2001-01-24 | 2002-07-25 | Infineon Technologies North America Corp. | MRAM bit line word line architecture |
JP2002260377A (en) | 2000-11-09 | 2002-09-13 | Sanyo Electric Co Ltd | Magnetic memory device |
US6545906B1 (en) | 2001-10-16 | 2003-04-08 | Motorola, Inc. | Method of writing to scalable magnetoresistance random access memory element |
US20030117869A1 (en) | 2001-12-26 | 2003-06-26 | Mitsubishi Denki Kabushiki Kaisha | Thin film magnetic memory device writing data with bidirectional current |
US20030174536A1 (en) | 2002-03-04 | 2003-09-18 | Mitsubishi Denki Kabushiki Kaisha | Thin film magnetic memory device applying a magnetic field to write data |
US20040090856A1 (en) | 2001-11-14 | 2004-05-13 | Mitsubishi Denki Kabushiki Kaisha | Thin film magnetic memory device for programming required information with an element similar to a memory cell and information programming method |
JP2004220759A (en) | 2002-12-27 | 2004-08-05 | Toshiba Corp | Semiconductor storage device |
US6914808B2 (en) | 2002-12-27 | 2005-07-05 | Kabushiki Kaisha Toshiba | Magnetoresistive random access memory device |
-
2005
- 2005-11-30 JP JP2005346720A patent/JP4388008B2/en not_active Expired - Fee Related
-
2006
- 2006-03-21 US US11/384,501 patent/US7359234B2/en active Active
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5953248A (en) * | 1998-07-20 | 1999-09-14 | Motorola, Inc. | Low switching field magnetic tunneling junction for high density arrays |
WO2000042614A1 (en) | 1999-01-13 | 2000-07-20 | Infineon Technologies Ag | Read/write architecture for a mram |
JP2002535798A (en) | 1999-01-13 | 2002-10-22 | インフィネオン テクノロジーズ アクチエンゲゼルシャフト | Read / write structure for MRAM |
JP2001236781A (en) | 1999-12-16 | 2001-08-31 | Toshiba Corp | Magnetic memory device |
US6363007B1 (en) * | 2000-08-14 | 2002-03-26 | Micron Technology, Inc. | Magneto-resistive memory with shared wordline and sense line |
JP2002170376A (en) | 2000-09-25 | 2002-06-14 | Mitsubishi Electric Corp | Thin film magnetic storage device |
JP2002260377A (en) | 2000-11-09 | 2002-09-13 | Sanyo Electric Co Ltd | Magnetic memory device |
US20020097597A1 (en) | 2001-01-24 | 2002-07-25 | Infineon Technologies North America Corp. | MRAM bit line word line architecture |
US6545906B1 (en) | 2001-10-16 | 2003-04-08 | Motorola, Inc. | Method of writing to scalable magnetoresistance random access memory element |
US20040090856A1 (en) | 2001-11-14 | 2004-05-13 | Mitsubishi Denki Kabushiki Kaisha | Thin film magnetic memory device for programming required information with an element similar to a memory cell and information programming method |
US20030117869A1 (en) | 2001-12-26 | 2003-06-26 | Mitsubishi Denki Kabushiki Kaisha | Thin film magnetic memory device writing data with bidirectional current |
US20030174536A1 (en) | 2002-03-04 | 2003-09-18 | Mitsubishi Denki Kabushiki Kaisha | Thin film magnetic memory device applying a magnetic field to write data |
JP2004220759A (en) | 2002-12-27 | 2004-08-05 | Toshiba Corp | Semiconductor storage device |
US6914808B2 (en) | 2002-12-27 | 2005-07-05 | Kabushiki Kaisha Toshiba | Magnetoresistive random access memory device |
Non-Patent Citations (3)
Title |
---|
A. Bette, et al., "A High-Speed 128Kbit MRAM Core for Future Universal Memory Applications", 2003 Symposium on VLSI Circuits Digest of Technical Papers, Jun. 2003, pp. 217-220. |
Mark Durlam, et al., "A 1-Mbit MRAM Based on 1T1MTJ Bit Cell Integrated With Copper Interconnects", IEEE Journal of Solid-State Circuits, vol. 38, No. 5, May 2003, 769-773. |
T. Inaba, et al., "Resistance Ratio Read (R<SUP>3</SUP>) Architechture for a Burst Operated 1.5V MRAM Macro", IEEE 2003 Custom Integrated Circuits Conference Digest of Technical Papers, pp. 399-402, Sep. 2003. |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10644065B2 (en) * | 2018-09-14 | 2020-05-05 | Toshiba Memory Corporation | Nonvolatile memory device |
Also Published As
Publication number | Publication date |
---|---|
JP4388008B2 (en) | 2009-12-24 |
US20060158919A1 (en) | 2006-07-20 |
JP2006185577A (en) | 2006-07-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6839269B2 (en) | Magnetic random access memory | |
US8009466B2 (en) | Semiconductor storage device | |
JP4656720B2 (en) | Thin film magnetic memory device | |
JP4780878B2 (en) | Thin film magnetic memory device | |
US8902644B2 (en) | Semiconductor storage device and its manufacturing method | |
JP2003017665A (en) | Thin film magnetic material storage device | |
JP4637388B2 (en) | Thin film magnetic memory device | |
JP2004005965A (en) | Magnetic memory device of small area | |
US6473335B2 (en) | MRAM configuration | |
US6862210B2 (en) | Magnetic random access memory for storing information utilizing magneto-resistive effects | |
US7359234B2 (en) | Semiconductor memory device | |
US7719882B2 (en) | Advanced MRAM design | |
US6842361B2 (en) | Memory cell, memory circuit block, data writing method and data reading method | |
US7126843B2 (en) | Semiconductor memory device using magnetoresistive effect | |
US7471549B2 (en) | Semiconductor memory device | |
JP2007317948A (en) | Nonvolatile memory | |
JP2004165490A (en) | Thin film magnetic substance storage device | |
EP1662510B1 (en) | Arrangement of write lines in an MRAM device | |
US7269060B2 (en) | Magnetic random access memory | |
JP4315703B2 (en) | Thin film magnetic memory device | |
JP5300959B2 (en) | Thin film magnetic memory device | |
JP5036854B2 (en) | Semiconductor device | |
JP5106513B2 (en) | Thin film magnetic memory device | |
JP2010028134A (en) | Thin film magnetic memory device | |
JP2005032336A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INABA, TSUNEO;REEL/FRAME:017711/0749 Effective date: 20060313 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: TOSHIBA MEMORY CORPORATION, JAPAN Free format text: DE-MERGER;ASSIGNOR:KABUSHIKI KAISHA TOSHIBA;REEL/FRAME:051260/0291 Effective date: 20170401 Owner name: TOSHIBA MEMORY CORPORATION, JAPAN Free format text: MERGER;ASSIGNORS:TOSHIBA MEMORY CORPORATION;K.K PANGEA;REEL/FRAME:051262/0776 Effective date: 20180801 Owner name: KIOXIA CORPORATION, JAPAN Free format text: CHANGE OF NAME AND ADDRESS;ASSIGNOR:TOSHIBA MEMORY CORPORATION;REEL/FRAME:051262/0881 Effective date: 20191001 |