US7351979B2 - Planar image detector - Google Patents

Planar image detector Download PDF

Info

Publication number
US7351979B2
US7351979B2 US11/611,172 US61117206A US7351979B2 US 7351979 B2 US7351979 B2 US 7351979B2 US 61117206 A US61117206 A US 61117206A US 7351979 B2 US7351979 B2 US 7351979B2
Authority
US
United States
Prior art keywords
image detector
planar image
phototransistors
phototransistor
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US11/611,172
Other versions
US20070145283A1 (en
Inventor
Hagen Klausmann
Georg Wittmann
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens Healthcare GmbH
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Assigned to SIEMENS AKTIENGESELLSCHAFT reassignment SIEMENS AKTIENGESELLSCHAFT ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: WITTMANN, GEORGE, KLAUSMANN, HAGEN
Publication of US20070145283A1 publication Critical patent/US20070145283A1/en
Application granted granted Critical
Publication of US7351979B2 publication Critical patent/US7351979B2/en
Assigned to SIEMENS HEALTHCARE GMBH reassignment SIEMENS HEALTHCARE GMBH ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SIEMENS AKTIENGESELLSCHAFT
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14632—Wafer-level processed structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14679—Junction field effect transistor [JFET] imagers; static induction transistor [SIT] imagers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/1462—Coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/1462—Coatings
    • H01L27/14623—Optical shielding

Definitions

  • the invention concerns a planar image detector for detecting a radiation image.
  • An object of the present invention is to provide a planar image detector in which the gap required for a region of reduced field strength can be achieved simply in terms of production.
  • a planar image detector having a number of photosensor elements arranged as a matrix, the photosensor elements being activated by at least one associated switching element and respectively exhibiting at least one memory element (storage element) with a predetermined capacity, with a predetermined number of phototransistors each having a gate electrode that exhibits at least one gap in the gate metallization thereof and located between the source electrode and the drain electrode.
  • predetermined number means that, as a lower limit, at least one phototransistor has a gate electrode with a gap and that, as an upper limit, all phototransistors of a planar image detector have a gate electrode with a gap.
  • fissure arranged in the gate metallization which fissure is also designated as a “gap” in semiconductor engineering, a simple (in terms of production), reliable and reproducible realization results of the gap required for a space of reduced field strength.
  • a reliable value of the dark current therewith results, in particular without unwanted dark current fluctuations that have a direct influence on the image quality.
  • memory elements are arranged above and/or below the phototransistors. A larger sensor area is thereby obtained at each phototransistor given the same pixel pitch (and therewith an overall larger detector surface), whereby the image quality is correspondingly improved.
  • the terms “above” and “below” are defined with regard to the incidence direction of the rays.
  • the radiation striking the planar image detector thus first reaches the memory elements above the photosensor elements, then the photosensor elements themselves and subsequently the memory elements arranged below the photosensor elements.
  • the number of the phototransistors in the active detector surface can alternatively or additionally also be increased via the arrangement of the memory elements above and/or below the photosensor elements.
  • Pixel pitch means the spacing or distance between two adjacent photosensor elements measured from their center points. The smaller the pixel pitch, the sharper the image (generated from the radiation) that the planar image detector supplies.
  • the memory elements are arranged above and/or below the phototransistors, it is possible to additionally or alternatively reduce the total detector surface of the planar image detector.
  • the inventive planar image detector is suitable for a number of radiation types.
  • An embodiment of the inventive planar image detector is suitable, for example, suitable for a detection of x-ray radiation.
  • a radiation converter for example, fashioned as a scintillator
  • a radiation converter is positioned in front of the phototransistors.
  • a gadolinium sulfide doped with terbium is suitable as a scintillator material, as is zinc cadmium sulfide doped with silver (ZnCDS:Ag) or lanthanum oxibromide doped with terbium (LaOBr:Tb) or cesium iodide doped with thallium (CsJ:Tl) or cesium iodide doped with sodium (CsJ:Na).
  • ZnCDS:Ag zinc cadmium sulfide doped with silver
  • LaOBr:Tb lanthanum oxibromide doped with terbium
  • CsJ:Tl cesium iodide doped with thallium
  • CsJ:Na cesium iodide doped with sodium
  • Short signal paths and short signal delays associated therewith are obtained according to an advantageous embodiment of the planar image detector in that the switching elements are arranged adjacent to the phototransistors.
  • the phototransistor has a semiconductor layer on which the drain electrode and the source electrode are arranged alternating over the surface. This achieves an optimized surface utilization and therewith improved signals. It is particularly advantageous from a production viewpoint when the drain electrode and the source electrode exhibit a comb structure in plan view.
  • a planar image detector can be particularly simply manufactured (from a production viewpoint) in which the semiconductor layer of the phototransistor and the semiconductor layer of the switching transistor are formed of identical material. If the semiconductor layers are mounted in a common production step further advantages then result with regard to the manufacturing.
  • the semiconductor layer of the switching transistor is protected from incident radiation by a light protector element.
  • the switching states of the switching transistors are defined more clearly due to the resulting protection of the radiation-sensitive semiconductor layer.
  • the contrast ratio generated by the phototransistors is improved, so a sharper image is generated.
  • the phototransistor is fashioned as a thin film transistor (TFT); the semiconductor layer of the thin film transistor is composed of amorphous silicon that is applied in a low-temperature manufacturing process.
  • TFT thin film transistor
  • the memory element is composed of indium tin oxide (ITO). Since this material is particularly light-permeable, the memory element can be arranged as a large surface over the photosensor element without an impairment of the image quality.
  • ITO indium tin oxide
  • the drain electrode and the source electrode can also at least partially be formed of indium tin oxide (ITO).
  • ITO indium tin oxide
  • a particularly compact design of the planar image detector is obtained is an embodiment in which the phototransistor and the switching transistor exhibit a common drain electrode.
  • a planar image detector in which the phototransistor and the gate electrode of the switching transistor are formed of identical material can be manufactured particularly simply from a production point of view. If the phototransistors and the gate electrodes of the switching transistors are applied in a common manufacturing step, further advantages result with regard to the manufacture.
  • FIG. 1 is a section through a pixel of an inventive planar image detector.
  • FIG. 2 is a plan view of the pixel according to FIG. 1 .
  • FIG. 3 is a detailed view of FIG. 2 in the region of the gap.
  • a phototransistor of a planar image detector is designated with 1 in FIGS. 1 and 2 . Together with a number of further phototransistors (which are not shown in FIGS. 1 and 2 ), the phototransistor 1 forms a planar image detector designed like a matrix.
  • the phototransistor 1 can be activated by at least one associated switching transistor 2 and has at least one memory element 3 with a predetermined capacity.
  • the memory element 3 can be arranged above and/or below the phototransistor 1 and/or next to the phototransistor 1 . In the shown exemplary embodiment, the memory element 3 is arranged next to the phototransistor 1 .
  • the switching element 2 is arranged adjacent to the phototransistor 1 . This achieves short signal paths and correspondingly short signal delays.
  • the phototransistor 1 and the associated switching transistor 2 are frequently also designated as a pixel.
  • the phototransistor 1 and the switching transistor 2 are applied on a substrate 4 made of glass.
  • the phototransistor 1 is executed as a thin film transistor (TFT) with a semiconductor layer 5 made of amorphous silicon.
  • the switching transistor 2 is likewise fashioned as a thin film transistor with a semiconductor layer 6 composed of amorphous silicon.
  • a drain electrode 7 and a source electrode 8 are arranged alternately over the surface on the semiconductor layer 5 of the phototransistor 1 above an n-doped layer 13 .
  • the drain electrode 7 and the source electrode 8 considered in plan view respectively exhibit a comb structure.
  • An optimized area utilization and therewith improved signals thus are obtained, whereby at the same time the layout is optimized with regard to production.
  • FIG. 1 fewer elements of the comb-like structures of the drain electrode 7 and the source electrode 8 are shown.
  • the n-doped layer 13 is likewise not shown in FIG. 2 for clarity.
  • the phototransistor 1 furthermore has a gate electrode 9 that is arranged on the substrate 4 .
  • At least one gap 20 is provided in the metallization of the gate electrode 9 .
  • the region III in FIG. 2 is shown enlarged in FIG. 3 , in which details of the gap 20 are shown.
  • the switching transistor 2 has a source electrode 10 and a drain electrode that is formed by the drain electrode 7 of the phototransistor 1 .
  • the phototransistor 1 and the switching transistor 2 thus exhibit a common drain electrode 7 .
  • the source electrode 10 is applied over the n-doped layer 13 on the semiconductor layer 6 .
  • the switching transistor 2 has a gate electrode 11 that is likewise arranged on the substrate 4 .
  • the semiconductor layer 6 of the switching transistor is protected from incident radiation by a light protector element 12 shown in FIG. 1 .
  • the switching states of the switching transistor 2 are defined more clearly due to the resulting protection of the radiation-sensitive semiconductor layer 6 .
  • the contrast ratio generated by the phototransistor 1 is improved, so a sharper image is generated.
  • the passivation element 12 is not shown in FIG. 2 for clarity.
  • the pixel design shown in FIGS. 1 and 2 are protected by a number of passivation layers.
  • the gate electrodes 9 and 11 are protected by an inorganic passivation layer 14 .
  • a part of the common drain electrode 7 as well as the entire source electrode 8 of the phototransistor 1 are surrounded by an organic or inorganic passivation layer 15
  • the other part of the common drain electrode 7 and the source electrode 10 of the switching transistor 2 is surrounded by an organic or inorganic passivation layer 16 .
  • the passivation layers 14 , 15 and 16 are not in shown in FIG. 2 for clarity.

Abstract

In a planar radiation image detector with a number of photosensor elements arranged like a matrix, the photosensor elements being activated via at least one associated switching element and each exhibiting at least one storage element with a predetermined capacity, the storage elements are arranged above and/or below the photosensor elements. With such a planar image detector, an improved ratio of active detector surface to total detector surface is achieved.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention concerns a planar image detector for detecting a radiation image.
2. Description of the Prior Art
From EP 1 505 654 A2 a planar image detector with phototransistors is known in which the dark current is drastically reduced in comparison to conventional phototransistors. The small dark current is achieved by a gap between the source electrode and the gate electrode, or a gap between the drain electrode and the gate electrode, that causes a region of reduced field strength. The gap can be realized only with a very great deal of effort (in terms of manufacturing).
SUMMARY OF THE INVENTION
An object of the present invention is to provide a planar image detector in which the gap required for a region of reduced field strength can be achieved simply in terms of production.
This object is inventively achieved by a planar image detector having a number of photosensor elements arranged as a matrix, the photosensor elements being activated by at least one associated switching element and respectively exhibiting at least one memory element (storage element) with a predetermined capacity, with a predetermined number of phototransistors each having a gate electrode that exhibits at least one gap in the gate metallization thereof and located between the source electrode and the drain electrode.
The term “predetermined number” means that, as a lower limit, at least one phototransistor has a gate electrode with a gap and that, as an upper limit, all phototransistors of a planar image detector have a gate electrode with a gap.
By the inventive fissure arranged in the gate metallization, which fissure is also designated as a “gap” in semiconductor engineering, a simple (in terms of production), reliable and reproducible realization results of the gap required for a space of reduced field strength. A reliable value of the dark current therewith results, in particular without unwanted dark current fluctuations that have a direct influence on the image quality.
In an embodiment of the invention, memory elements are arranged above and/or below the phototransistors. A larger sensor area is thereby obtained at each phototransistor given the same pixel pitch (and therewith an overall larger detector surface), whereby the image quality is correspondingly improved.
The terms “above” and “below” are defined with regard to the incidence direction of the rays. The radiation striking the planar image detector thus first reaches the memory elements above the photosensor elements, then the photosensor elements themselves and subsequently the memory elements arranged below the photosensor elements.
The number of the phototransistors in the active detector surface can alternatively or additionally also be increased via the arrangement of the memory elements above and/or below the photosensor elements.
“Pixel pitch” means the spacing or distance between two adjacent photosensor elements measured from their center points. The smaller the pixel pitch, the sharper the image (generated from the radiation) that the planar image detector supplies.
Because the memory elements are arranged above and/or below the phototransistors, it is possible to additionally or alternatively reduce the total detector surface of the planar image detector.
The inventive planar image detector is suitable for a number of radiation types. An embodiment of the inventive planar image detector is suitable, for example, suitable for a detection of x-ray radiation. For this purpose, a radiation converter (for example, fashioned as a scintillator) is positioned in front of the phototransistors.
For example, a gadolinium sulfide doped with terbium (Gs2O2S:Tb) is suitable as a scintillator material, as is zinc cadmium sulfide doped with silver (ZnCDS:Ag) or lanthanum oxibromide doped with terbium (LaOBr:Tb) or cesium iodide doped with thallium (CsJ:Tl) or cesium iodide doped with sodium (CsJ:Na).
Short signal paths and short signal delays associated therewith are obtained according to an advantageous embodiment of the planar image detector in that the switching elements are arranged adjacent to the phototransistors.
In an embodiment, the phototransistor has a semiconductor layer on which the drain electrode and the source electrode are arranged alternating over the surface. This achieves an optimized surface utilization and therewith improved signals. It is particularly advantageous from a production viewpoint when the drain electrode and the source electrode exhibit a comb structure in plan view.
A planar image detector can be particularly simply manufactured (from a production viewpoint) in which the semiconductor layer of the phototransistor and the semiconductor layer of the switching transistor are formed of identical material. If the semiconductor layers are mounted in a common production step further advantages then result with regard to the manufacturing.
In a preferred embodiment of the planar image detector, the semiconductor layer of the switching transistor is protected from incident radiation by a light protector element. The switching states of the switching transistors are defined more clearly due to the resulting protection of the radiation-sensitive semiconductor layer. Moreover, the contrast ratio generated by the phototransistors is improved, so a sharper image is generated.
According to a further preferred embodiment of the inventive planar image detector, the phototransistor is fashioned as a thin film transistor (TFT); the semiconductor layer of the thin film transistor is composed of amorphous silicon that is applied in a low-temperature manufacturing process.
In an embodiment of the planar image detector, the memory element is composed of indium tin oxide (ITO). Since this material is particularly light-permeable, the memory element can be arranged as a large surface over the photosensor element without an impairment of the image quality.
According to a further embodiment, the drain electrode and the source electrode can also at least partially be formed of indium tin oxide (ITO).
A particularly compact design of the planar image detector is obtained is an embodiment in which the phototransistor and the switching transistor exhibit a common drain electrode.
A planar image detector in which the phototransistor and the gate electrode of the switching transistor are formed of identical material can be manufactured particularly simply from a production point of view. If the phototransistors and the gate electrodes of the switching transistors are applied in a common manufacturing step, further advantages result with regard to the manufacture.
DESCRIPTION OF THE DRAWINGS
FIG. 1 is a section through a pixel of an inventive planar image detector.
FIG. 2 is a plan view of the pixel according to FIG. 1.
FIG. 3 is a detailed view of FIG. 2 in the region of the gap.
 DESCRIPTION OF THE PREFERRED EMBODIMENTS
A phototransistor of a planar image detector is designated with 1 in FIGS. 1 and 2. Together with a number of further phototransistors (which are not shown in FIGS. 1 and 2), the phototransistor 1 forms a planar image detector designed like a matrix.
The phototransistor 1 can be activated by at least one associated switching transistor 2 and has at least one memory element 3 with a predetermined capacity. The memory element 3 can be arranged above and/or below the phototransistor 1 and/or next to the phototransistor 1. In the shown exemplary embodiment, the memory element 3 is arranged next to the phototransistor 1.
In the shown exemplary embodiment the switching element 2 is arranged adjacent to the phototransistor 1. This achieves short signal paths and correspondingly short signal delays. The phototransistor 1 and the associated switching transistor 2 are frequently also designated as a pixel.
In the shown exemplary embodiment the phototransistor 1 and the switching transistor 2 are applied on a substrate 4 made of glass.
The phototransistor 1 is executed as a thin film transistor (TFT) with a semiconductor layer 5 made of amorphous silicon. The switching transistor 2 is likewise fashioned as a thin film transistor with a semiconductor layer 6 composed of amorphous silicon.
A drain electrode 7 and a source electrode 8 are arranged alternately over the surface on the semiconductor layer 5 of the phototransistor 1 above an n-doped layer 13. As can be seen from FIG. 2, the drain electrode 7 and the source electrode 8 considered in plan view respectively exhibit a comb structure. An optimized area utilization and therewith improved signals thus are obtained, whereby at the same time the layout is optimized with regard to production. For clarity, in FIG. 1 fewer elements of the comb-like structures of the drain electrode 7 and the source electrode 8 are shown. The n-doped layer 13 is likewise not shown in FIG. 2 for clarity.
The phototransistor 1 furthermore has a gate electrode 9 that is arranged on the substrate 4.
At least one gap 20 is provided in the metallization of the gate electrode 9. The region III in FIG. 2 is shown enlarged in FIG. 3, in which details of the gap 20 are shown.
The switching transistor 2 has a source electrode 10 and a drain electrode that is formed by the drain electrode 7 of the phototransistor 1. The phototransistor 1 and the switching transistor 2 thus exhibit a common drain electrode 7. Like the drain electrode 7, the source electrode 10 is applied over the n-doped layer 13 on the semiconductor layer 6. Furthermore, the switching transistor 2 has a gate electrode 11 that is likewise arranged on the substrate 4.
In the exemplary embodiment shown in the figures, the semiconductor layer 6 of the switching transistor is protected from incident radiation by a light protector element 12 shown in FIG. 1. The switching states of the switching transistor 2 are defined more clearly due to the resulting protection of the radiation-sensitive semiconductor layer 6. Moreover, the contrast ratio generated by the phototransistor 1 is improved, so a sharper image is generated. The passivation element 12 is not shown in FIG. 2 for clarity.
The pixel design shown in FIGS. 1 and 2 are protected by a number of passivation layers.
The gate electrodes 9 and 11 are protected by an inorganic passivation layer 14. A part of the common drain electrode 7 as well as the entire source electrode 8 of the phototransistor 1 are surrounded by an organic or inorganic passivation layer 15, whereas the other part of the common drain electrode 7 and the source electrode 10 of the switching transistor 2 is surrounded by an organic or inorganic passivation layer 16. The passivation layers 14, 15 and 16 are not in shown in FIG. 2 for clarity.
Although modifications and changes may be suggested by those skilled in the art, it is the intention of the inventors to embody within the patent warranted hereon all changes and modifications as reasonably and properly come within the scope of their contribution to the art.

Claims (21)

1. A planar image detector comprising:
a plurality of phototransistors in a matrix;
a plurality of switching elements respectively associated with the plurality of phototransistors for individually activating the respective phototransistors;
at least one storage element with a predetermined storage capacity associated with each phototransistor; and
a predetermined number of phototransistors in said plurality of phototransistors each comprising a gate electrode, a source electrode and a drain electrode, said gate electrode having a gate metallization with a gap therein between said source electrode and said drain electrode.
2. A planar image detector as claimed in claim 1 wherein said gap is disposed substantially centrally along said gate metallization.
3. A planar image detector as claimed in claim 1 wherein said gap exhibits a substantially uniform width along said gate metallization.
4. A planar image detector as claimed in claim 1 wherein said storage elements are disposed above and/or below said phototransistors.
5. A planar image detector as claimed in claim 1 wherein said switching elements are disposed adjacent to the respective photosensor elements.
6. A planar image detector as claimed in claim 1 wherein said plurality of switching elements is a plurality of switching transistors.
7. A planar image detector as claimed in claim 3 wherein each phototransistor and each switching transistor comprises a drain electrode and a source electrode disposed in alternation on a surface of a semiconductor layer.
8. A planar image detector as claimed in claim 4 wherein the drain electrode and the source electrode form a comb structure on said surface of said semiconductor layer.
9. A planar image detector as claimed in claim 6 wherein said phototransistors are disposed on a surface of a first semiconductor layer and said switching transistors are disposed on a surface of a second semiconductor layer, said first and second semiconductor layers being comprised of the same semiconductor material.
10. A planar image detector as claimed in claim 9 wherein said plurality of phototransistors and said plurality of switching transistors are mounted in a common production step.
11. A planar image detector as claimed in claim 9 comprising a light protector element disposed over said second semiconductor layer to protect each switching transistor from incident radiation.
12. A planar image detector as claimed in claim 6 wherein each phototransistor and associated switching transistor share a common drain electrode.
13. A planar image detector as claimed in claim 6 wherein each phototransistor has a gate electrode and each switching transistor has a gate electrode, the respective gate electrodes of each phototransistor and the switching transistor associated therewith being formed of the same material.
14. A planar image detector as claimed in claim 13 wherein the phototransistors and the gate electrodes of the switching transistors are mounted in a common production step.
15. A planar image detector as claimed in claim 6 wherein each phototransistor has a drain electrode and a source electrode and each switching transistor has a drain electrode and a source electrode, each of the drain and source electrodes of the phototransistors and the drain and source electrodes of the switching transistors being at least partially formed of indium tin oxide.
16. A planar image detector as claimed in claim 1 wherein each phototransistor is a thin film transistor.
17. A planar image detector as claimed in claim 12 wherein said thin film transistor comprises an amorphous silicon semiconductor layer.
18. A planar image detector as claimed in claim 1 wherein said storage element is comprised of indium tin oxide.
19. A planar image detector as claimed in claim 1 comprising a radiation converter disposed above said plurality of photosensor elements.
20. A planar image detector as claimed in claim 19 wherein said radiation converter is a scintillator.
21. An x-ray detector as claimed in claim 20 wherein said scintillator is comprised of scintillator material selected from the group consisting of gadolinium sulfide doped with terbium, zinc cambium sulfide doped with silver, lanthanum oxibromide doped with terbium, cesium iodide doped with thallium, and cesium iodide doped with sodium.
US11/611,172 2005-12-16 2006-12-15 Planar image detector Expired - Fee Related US7351979B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102005060794A DE102005060794B3 (en) 2005-12-16 2005-12-16 Flat panel detector
DE102005060794.2 2005-12-16

Publications (2)

Publication Number Publication Date
US20070145283A1 US20070145283A1 (en) 2007-06-28
US7351979B2 true US7351979B2 (en) 2008-04-01

Family

ID=38056296

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/611,172 Expired - Fee Related US7351979B2 (en) 2005-12-16 2006-12-15 Planar image detector

Country Status (2)

Country Link
US (1) US7351979B2 (en)
DE (1) DE102005060794B3 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20190123209A1 (en) * 2017-05-19 2019-04-25 Shenzhen China Star Optoelectronics Technology Co., Ltd. Thin film transistor and method for manufacturing the same

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101906974B1 (en) * 2011-04-25 2018-10-12 삼성전자주식회사 Light sensing apparatus and method of driving the light sensing apparatus

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5498880A (en) * 1995-01-12 1996-03-12 E. I. Du Pont De Nemours And Company Image capture panel using a solid state device
US5729021A (en) * 1995-09-12 1998-03-17 U.S. Philips Corporation X-ray image sensor
US5859463A (en) * 1996-12-23 1999-01-12 General Electric Company Photosensitive imager contact pad structure
US6037609A (en) * 1997-01-17 2000-03-14 General Electric Company Corrosion resistant imager
US20010008271A1 (en) * 2000-01-12 2001-07-19 Kabushiki Kaisha Toshiba Planar X-ray detector
US6348693B1 (en) * 1999-09-16 2002-02-19 Xerox Corporation X-ray imager and its method of fabrication
US20030038306A1 (en) * 1999-04-07 2003-02-27 Sharp Kabushiki Kaisha Active matrix substrate, method of manufacturing same, and flat-panel image sensor
US7115878B2 (en) * 2002-12-09 2006-10-03 Kabushiki Kaisha Toshiba Flat panel X-ray detector

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR910007142A (en) * 1988-09-30 1991-04-30 미다 가쓰시게 Thin film phototransistor and optical sensor array using it
US5912942A (en) * 1997-06-06 1999-06-15 Schick Technologies, Inc. X-ray detection system using active pixel sensors
KR20050015581A (en) * 2003-08-06 2005-02-21 실리콘 디스플레이 (주) image sensor which is composed of thin film transistor of optical sensor which has offset and that manufacturing method

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5498880A (en) * 1995-01-12 1996-03-12 E. I. Du Pont De Nemours And Company Image capture panel using a solid state device
US5729021A (en) * 1995-09-12 1998-03-17 U.S. Philips Corporation X-ray image sensor
US5859463A (en) * 1996-12-23 1999-01-12 General Electric Company Photosensitive imager contact pad structure
US6037609A (en) * 1997-01-17 2000-03-14 General Electric Company Corrosion resistant imager
US20030038306A1 (en) * 1999-04-07 2003-02-27 Sharp Kabushiki Kaisha Active matrix substrate, method of manufacturing same, and flat-panel image sensor
US6665374B2 (en) * 1999-04-07 2003-12-16 Sharp Kabushiki Kaisha Active matrix substrate, method of manufacturing same, and flat-panel image sensor
US6348693B1 (en) * 1999-09-16 2002-02-19 Xerox Corporation X-ray imager and its method of fabrication
US20010008271A1 (en) * 2000-01-12 2001-07-19 Kabushiki Kaisha Toshiba Planar X-ray detector
US7115878B2 (en) * 2002-12-09 2006-10-03 Kabushiki Kaisha Toshiba Flat panel X-ray detector

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20190123209A1 (en) * 2017-05-19 2019-04-25 Shenzhen China Star Optoelectronics Technology Co., Ltd. Thin film transistor and method for manufacturing the same
US10403755B2 (en) * 2017-05-19 2019-09-03 Shenzhen China Star Optoelectronics Technology Co., Ltd. Thin film transistor and method for manufacturing the same

Also Published As

Publication number Publication date
DE102005060794B3 (en) 2007-06-14
US20070145283A1 (en) 2007-06-28

Similar Documents

Publication Publication Date Title
US7326935B2 (en) Planar image detector
US10802163B2 (en) Substrate for digital x-ray detector, digital x-ray detector including the same and manufacturing method thereof
US8829447B2 (en) Photoelectric conversion substrate, radiation detector, radiographic image capture device, and manufacturing method of radiation detector
US20130048861A1 (en) Radiation detector, radiation detector fabrication method, and radiographic image capture device
JP5185014B2 (en) Electromagnetic wave detection element
US11348963B2 (en) Digital x-ray detector and thin-film transistor array substrate for the same
US7804071B2 (en) Image detection device
US20130048960A1 (en) Photoelectric conversion substrate, radiation detector, and radiographic image capture device
US20130048862A1 (en) Radiation detector, radiation detector fabrication method, and radiographic image capture device
GB2570401A (en) X-Ray detector
CN111081724A (en) Thin film transistor array substrate and digital X-ray detector including the same
US9515118B2 (en) Radiation detecting panel
CN109979948A (en) Digital x-ray detector array substrate and X-ray detector including it
CN110034207B (en) Array substrate of digital X-ray detector and digital X-ray detector
US7351979B2 (en) Planar image detector
US20110284749A1 (en) Radiation detector
CN111354815B (en) Pixel array panel and digital X-ray detector including the same
CN112068178B (en) Radiation sensing apparatus
JP2014122903A (en) Radiation detector and radiation imaging device
KR20180060769A (en) Digital x-ray detector having light shielding layer and method of fabricating thereof
US20110180716A1 (en) Radiation detection element
JP5456185B2 (en) Electromagnetic wave detection element
CN111081715B (en) Thin film transistor array substrate and digital X-ray detector including the same
JP2009272452A (en) Solid-state imaging device
CN114649353A (en) Array substrate, digital X-ray detector comprising array substrate and manufacturing method of array substrate

Legal Events

Date Code Title Description
AS Assignment

Owner name: SIEMENS AKTIENGESELLSCHAFT, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KLAUSMANN, HAGEN;WITTMANN, GEORGE;REEL/FRAME:018974/0647;SIGNING DATES FROM 20061205 TO 20061208

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: SIEMENS HEALTHCARE GMBH, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SIEMENS AKTIENGESELLSCHAFT;REEL/FRAME:039271/0561

Effective date: 20160610

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20200401