US7268430B2 - Semiconductor device and process for manufacturing the same - Google Patents

Semiconductor device and process for manufacturing the same Download PDF

Info

Publication number
US7268430B2
US7268430B2 US11/213,882 US21388205A US7268430B2 US 7268430 B2 US7268430 B2 US 7268430B2 US 21388205 A US21388205 A US 21388205A US 7268430 B2 US7268430 B2 US 7268430B2
Authority
US
United States
Prior art keywords
substrate
electrodes
bonding
bumps
bump
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11/213,882
Other versions
US20060043552A1 (en
Inventor
Tadatomo Suga
Toshihiro Itoh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Rohm Co Ltd
Panasonic Corp
NEC Corp
Sharp Corp
Sanyo Electric Co Ltd
Sony Corp
Fujitsu Semiconductor Ltd
Renesas Electronics Corp
Lapis Semiconductor Co Ltd
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Assigned to KABUSHIKI KAISHA TOSHIBA, FUJITSU LIMITED, SONY CORPORATION, RENESAS TECHNOLOGY CORP., MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD., SUGA, TADATOMO, ROHM CO., LTD., SANYO ELECTRIC CO., LTD., NEC CORPORATION, SHARP KABUSHIKI KAISHA, OKI ELECTRIC INDUSTRY CO., LTD. reassignment KABUSHIKI KAISHA TOSHIBA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ITOH, TOSHIHIRO, SUGA, TADATOMO
Application filed by Renesas Technology Corp filed Critical Renesas Technology Corp
Publication of US20060043552A1 publication Critical patent/US20060043552A1/en
Assigned to FUJITSU LIMITED, SANYO ELECTRIC CO., LTD., SONY CORPORATION, MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD., NEC CORPORATION, OKI ELECTRIC INDUSTRY CO., LTD., RENESAS TECHNOLOGY CORP., SHARP KABUSHIKI KAISHA, ROHM CO., LTD., KABUSHIKI KAISHA TOSHIBA, SUGA, TADATOMO reassignment FUJITSU LIMITED RECORD TO CORRECT THE RECEIVIG PARTY (11) PREVIOUSLY RECORDE AT REEL 016942 FRAME 0915 Assignors: ITOH, TOSHIHIRO, SUGA, TADATOMO
Priority to US11/889,100 priority Critical patent/US7776735B2/en
Publication of US7268430B2 publication Critical patent/US7268430B2/en
Application granted granted Critical
Assigned to PANASONIC CORPORATION reassignment PANASONIC CORPORATION CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Assigned to OKI SEMICONDUCTOR CO., LTD. reassignment OKI SEMICONDUCTOR CO., LTD. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: OKI ELECTRIC INDUSTRY CO., LTD.
Assigned to FUJITSU MICROELECTRONICS LIMITED reassignment FUJITSU MICROELECTRONICS LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FUJITSU LIMITED
Assigned to RENESAS ELECTRONICS CORPORATION reassignment RENESAS ELECTRONICS CORPORATION CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: RENESAS TECHNOLOGY CORP.
Assigned to FUJITSU SEMICONDUCTOR LIMITED reassignment FUJITSU SEMICONDUCTOR LIMITED CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: FUJITSU MICROELECTRONICS LIMITED
Assigned to Lapis Semiconductor Co., Ltd. reassignment Lapis Semiconductor Co., Ltd. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: OKI SEMICONDUCTOR CO., LTD
Assigned to RENESAS ELECTRONICS CORPORATION reassignment RENESAS ELECTRONICS CORPORATION CHANGE OF ADDRESS Assignors: RENESAS ELECTRONICS CORPORATION
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/0502—Disposition
    • H01L2224/05022—Disposition the internal layer being at least partially embedded in the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
    • H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/1319—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/79—Apparatus for Tape Automated Bonding [TAB]
    • H01L2224/7901—Means for cleaning, e.g. brushes, for hydro blasting, for ultrasonic cleaning, for dry ice blasting, using gas-flow, by etching, by applying flux or plasma
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81009—Pre-treatment of the bump connector or the bonding area
    • H01L2224/8101—Cleaning the bump connector, e.g. oxide removal step, desmearing
    • H01L2224/81011—Chemical cleaning, e.g. etching, flux
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81009—Pre-treatment of the bump connector or the bonding area
    • H01L2224/8101—Cleaning the bump connector, e.g. oxide removal step, desmearing
    • H01L2224/81012—Mechanical cleaning, e.g. abrasion using hydro blasting, brushes, ultrasonic cleaning, dry ice blasting, gas-flow
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81053—Bonding environment
    • H01L2224/81054—Composition of the atmosphere
    • H01L2224/81075—Composition of the atmosphere being inert
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81192—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81894—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1032—III-V
    • H01L2924/10329—Gallium arsenide [GaAs]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress

Definitions

  • the present invention relates to a semiconductor device in which electrodes formed on a semiconductor chip and electrodes formed on a wiring board are electrically connected via projecting elastic electrodes, and further relates to a mounting method of reducing a pressure applied to electrodes formed on a substrate or underlying wirings when a semiconductor chip and a wiring board are bonded.
  • a wire bonding technique has been employed in which bonding pads on a semiconductor chip and leads on a wiring board are electrically connected by bonding via thin metal wires.
  • a flip chip mounting technology is employed in which a projecting electrode (hereinafter referred to as a “bump”), is formed on an electrode on a surface of a semiconductor chip and, then, the semiconductor chip is directly bonded to a wiring board in a face down manner.
  • bumps are formed on a plurality of electrodes formed on a semiconductor chip by using a metallic material such as solder and Au, these bumps and corresponding electrodes formed on a wiring board are positioned, and they are bonded by heat-press.
  • an underfill material which functions as a thermal stress buffer material, is supplied between the semiconductor chip and the wiring board.
  • JP-A No. 1999-21447 and JP-A No. 2001-156091 disclose a structure in which a thermal stress is buffered by forming a cavity within a solder bump.
  • JP-A No. 1999-233669 discloses a structure in which a thermal stress is buffered by utilizing elasticity of a resin by forming a bump consisting of a resin core made of a photo-sensitive resin such as polyimide, acrylic and the like and Ni plating and the like on a surface of the core.
  • JP-A No. 2000-320148 discloses a structure in which a thermal stress generated between an integrated circuit and a mounting board is buffered by utilizing a U-shape elastic element at solder joints.
  • JP-A No. 2000-174165 discloses a structure in which a stress generated when a semiconductor chip is press bonded to a wiring board is buffered by forming a stress relaxation layer consisting of an epoxy resin under electrodes formed on the wiring board.
  • an object of the present invention is to provide a high reliable semiconductor device in which electrodes formed on two substrates are electrically connected by bonding via elastic bumps to reduce a pressure applied to circuits and the like formed on the substrates.
  • Another object of the present invention is to provide a process for manufacturing such a semiconductor device.
  • the present invention provides a semiconductor device comprising a semiconductor chip and a wiring board, wherein electrodes formed on the semiconductor chip and corresponding electrodes formed on the wiring board are electrically connected via bumps having a low spring constant. Since the spring constant is low, in a step for mounting a semiconductor chip on which multilayer wirings are formed on a wiring board, a pressure applied to the semiconductor chip and the wiring board is reduced and a stress due to repulsion from bumps decreases after mounting. By this, a high reliable semiconductor device can be provided.
  • the present invention provides also a process for manufacturing a semiconductor device without requiring a high temperature or a high pressure in order to mount multilayer wiring boards via bumps with a low spring constant.
  • the present invention provides a semiconductor device comprising a first substrate on which one or more electrodes are formed, a second substrate on which one or more electrodes are formed, elastic bumps formed on the one or more electrodes on the second substrate, a spring constant of the elastic bump being 1000 N/m or lower,
  • surfaces of the one or more electrodes on the first substrate and surfaces of the elastic bumps formed on the one or more electrodes on the second substrate are electrically connected by bonding.
  • a combination of a first substrate and a second substrate includes a Si substrate—a Si substrate (e.g., semiconductor chips, a semiconductor and an interposer), a Si substrate—a printed wiring board (including a flexible board), a Si substrate—a compound semiconductor substrate (a substrate of GaAs, InP, etc.), a compound semiconductor substrate—a printed wiring board and the like.
  • a Si substrate e.g., semiconductor chips, a semiconductor and an interposer
  • a Si substrate—a printed wiring board including a flexible board
  • a Si substrate—a compound semiconductor substrate a substrate of GaAs, InP, etc.
  • a compound semiconductor substrate a printed wiring board and the like.
  • any substrate may be considered as a first substrate.
  • the semiconductor device of the present invention is characterized in that a spring constant of the elastic bump is 1000 N/m or lower.
  • the spring constant of the bump is low, when bumps are compressed by mounting a semiconductor chip on a wiring board, a stress applied to electrodes formed on the semiconductor substrate and the wiring board due to repulsion from bumps is reduced to enhance reliability of the semiconductor device.
  • any form of bumps may be used as far as the bumps are elastic.
  • a spring bump such as a spring structure having a crank shape, a U shape, a coil shape and the like; a resin core-type bump comprising an elastic resin core and an electrically-conductive material; a hollow bump with a structure in which a cavity is formed within an electrically-conductive bump.
  • surfaces of electrodes on the first substrate have a root mean square roughness of 10 nm or less
  • surfaces of elastic bumps formed on the one or more electrodes on the second substrate have a root mean square roughness of 10 nm or less.
  • At least one of the first substrate and the second substrate has a thickness of 50 ⁇ m or less. It is desired that both the first substrate and the second substrate have a thickness of 50 ⁇ m or less.
  • the present invention can be applied to a downsized and thinned semiconductor device. Furthermore, since a substrate obtains elasticity by thinning, even when heights of electrodes or bumps formed on the substrates disperse, the substrate itself absorbs dispersion in height.
  • the present invention provides a kit for manufacturing a semiconductor device in which a first substrate on which one or more electrodes are formed and a second substrate on which one or more electrodes are formed are electrically connected via elastic bumps, which comprises a first substrate on which one or more electrodes are formed, a second substrate on which one or more electrodes are formed, and elastic bumps formed on the one or more electrodes formed on the second substrate,
  • the semiconductor device of the present invention may be manufactured by bonding surfaces of the one or more electrodes on the first substrate included in the kit and surfaces of elastic bumps on the one or more electrodes on the second substrate included in the kit. Since a surface of the electrode on the first substrate and surfaces of the bumps on the second substrate, which are bonding surfaces, have a root mean square roughness of 10 nm or lower, these bonding surfaces may be bonded without applying a high temperature or a high pressure after activation by a technology such as a surface activation process.
  • the present invention provides also a process for manufacturing a semiconductor device in which a first substrate on which one or more electrodes are formed and a second substrate on which one or more electrodes are formed are electrically connected via elastic bumps, which comprises:
  • a surface of the electrode formed on the first substrate and a surface of the elastic bump flattened on the electrode formed on the second substrate are polished by chemical mechanical polishing so that the root mean square roughness of these surfaces are 10 nm or lower.
  • the flat or flattened surfaces of the electrodes formed on the first substrate or the bumps formed on the second substrate are activated by a surface activation process. Then, the activated surfaces of the electrodes and the activated surface of the bump are bonded.
  • the above-described bonding technology is called as a surface activated bonding (SAB) process.
  • SAB surface activated bonding
  • This technology is a process in which bonding is carried out at a lower energy relative to the conventional bonding processes, that is, at a temperature of a room temperature or lower and under a low pressure, by polishing and activation to clean bonding surfaces of materials to be bonded, and is characterized in that: physical means such as ion bombardment are actively utilized for activating bonding surfaces; bonding is based on atomic level characterization of bonding surfaces; and bonding is effective not only between metals but also between materials having different bonding manners such as between metals and ceramics.
  • this bonding technology can be applied to not only bonding between inorganic materials such as metals, semiconductors, ceramics and the like but also bonding between an organic material and an inorganic material.
  • the surface should be polished by a chemical mechanical polishing (CMP) process in which material to be polished is pressed onto a flat polishing plate to polish it, while a mixed liquid of abrasives such as ceramic particles or diamond particles and a chemical substance having an etching effect is sprayed on the plate. Since the CMP process comprises both mechanical polishing with abrasives and chemical polishing, a root mean square roughness can be decreased to 10 nm or lower.
  • CMP chemical mechanical polishing
  • Polished surfaces cannot be bonded only by contacting them because a stabilized layer is formed on those surfaces by oxidization or adsorption of organics and the like.
  • the SAB is enabled by removing a stabilized layer by irradiating an energy wave such as plasma, accelerated ion beam, fast atom beam (FAB), radical beam and laser in vacuo.
  • an energy wave such as plasma, accelerated ion beam, fast atom beam (FAB), radical beam and laser in vacuo.
  • Japanese Patent No. 2791429 discloses a process for bonding silicon wafers in which bonding surfaces are sputter etched by exposing with an inert gas ion beam or an inert gas fast atom beam at room temperature in vacuo prior to bonding two wafers.
  • oxides and inorganics on bonding surfaces of silicon wafers are blown out by irradiating the above-mentioned beams to form surfaces with activated silicon atoms, and these activated surfaces are bonded through strong bonding forces between atoms. Therefore, in this process, essentially, heating for bonding becomes unnecessary and merely contacting activated surfaces allows them to be bonded at room temperature.
  • JP-A No. 2001-351892 discloses a mounting apparatus for the SAB process which enables mass-production by shortening a tact time of a mounting step.
  • this mounting apparatus comprises a cleaning chamber for cleaning and activating bonding surfaces of materials to be bonded by beam irradiation, and a mounting chamber for bonding cleaned surfaces, and a conveying part for conveying materials to be bonded provided between the cleaning chamber and the mounting chamber.
  • surfaces of one or more electrodes formed on the first substrate and surfaces of elastic bumps formed on the one or more electrodes formed on the second substrate are bonded at 150° C. or lower.
  • a surface of a bump and a surface of an electrode on a substrate can be bonded without applying a high temperature or a high pressure, even when a spring constant of the bump is low, especially when a resin core-type bump is used, elastic properties of the bump is not thermally changed and an applied pressure for bonding does not surpass the elastic limit of the bump.
  • a substrate can be mounted without deteriorating elasticity of bumps.
  • a multilayer wiring board is mounted via bumps having a low elasticity, damage to circuits and the like formed on a substrate is reduced and, thereby, a high reliable semiconductor device may be provided. Moreover, since the SAB process is used, it becomes possible to mount a multilayer wiring board via bumps having low elasticity.
  • FIG. 1 shows plan views of a semiconductor chip (a) and an interposer (b) used in a semiconductor device of the present invention.
  • FIG. 2 shows a schematic illustration explaining a mounting step for a semiconductor device of the present invention.
  • FIG. 3 shows cross-sectional views of elastic bumps used in the present invention.
  • FIG. 4 shows schematic illustrations explaining a mounting apparatus for manufacturing a semiconductor device of the present invention.
  • the semiconductor device according to the present invention is manufactured by mounting a first substrate on a second substrate, and is characterized in that electrodes formed on the first substrate and electrodes formed on the second substrate are electrically connected via bumps.
  • one or more electrodes 11 and other circuits are formed by using conventional materials and a conventional process.
  • one or more electrodes 21 and other circuits are formed by using conventional materials and a conventional process.
  • elastic bumps 22 are bonded on each of the one or more electrodes 21 . Since layout of the electrodes 11 formed on the Si substrate 10 corresponds to layout of the electrodes 21 formed on the Si substrate 20 , the semiconductor chip 1 is mounted on the interposer 2 by bonding surfaces of bumps 21 and one or more electrodes 11 formed on the Si substrate 10 .
  • a term “corresponding” or “correspond to” means that electrodes formed on a first substrate and electrodes formed on a second substrate have a positional relationship where they can be electrically connected when the first substrate is mounted on the second substrate.
  • FIG. 3 shows cross-sectional views of exemplary combinations of an electrode and a bump formed on the interposer 2 .
  • the interposer 2 is made by forming electrodes 21 and other circuits on the Si substrate 20 and forming a protective layer 24 on a region other than a region where electrical connection will be formed.
  • Bumps 22 may be formed directly on the electrodes 21 , but it is preferred that an intermediate layer 25 is formed on the electrodes 21 , and then the bumps 22 are formed thereon for the purposes of preventing components from diffusing between electrodes 21 and bumps 22 and improving an adhesion strength therebetween.
  • Elastic bumps may be formed by depositing on electrodes formed on a substrate by using a conventional process such as lithography, or by fabricating bumps separately and bonding these bumps on electrodes formed on a substrate by using a conventional process or the above-mentioned surface activated bonding.
  • bumps in any shape may be used as far as they have elasticity.
  • a spring bump 221 shown in FIG. 3( a ) resin core-type bumps 222 and 223 shown in respective FIGS. 3( b ) and 3 ( c ), a hollow bump 224 shown in FIG. 3( d ) and the like may be used.
  • FIG. 3( a ) shows a spring bump 221 having a crank-shape spring structure as one embodiment, but a U-shape or coil-like spring structure may also be used.
  • FIG. 3( b ) shows one embodiment of resin core-type bumps.
  • a resin core-type bump 222 is made by disposing a resin core 222 a on the electrode 21 and forming an electrically-conductive layer 222 b thereon to allow electrical connection.
  • FIG. 3( c ) shows another embodiment of resin core-type bumps.
  • This resin core-type bump 223 has a structure in which a plurality of resin beads 223 a are dispersed in an electrically-conductive material 223 b .
  • FIG. 3( d ) shows one embodiment of hollow bumps.
  • This hollow bump 224 has a structure in which a cavity is formed inside an electrically-conductive bump.
  • the resin core-type bump 222 is made by forming a resin core 222 a on the intermediate layer 25 using a polyimide photo-sensitive resin, and forming an electrically-conductive coating 222 b around the resin core 222 a by Ni plating.
  • a pressure applied to an electrode pad formed on a semiconductor chip and a wiring board due to repulsion from a compressed bump is calculated to be about 50 gf.
  • a maximum difference in height for a plurality of bumps and a frame member is set within 1 ⁇ m. That is, the largest compressed length of the highest bump is 1 ⁇ m by mounting a semiconductor chip 1 to an interposer 2 . If a maximum permissive pressure per electrode pad is set to for example 1 gf, a permissive spring constant k of the bump is calculated to be 1000 N/m or lower.
  • a spring constant is preferably 1000 N/m or lower.
  • the spring constant is low, a pressure applied to an electrode pad formed on the semiconductor chip and the wiring board due to repulsion from bumps can be reduced when the semiconductor is mounted on the wiring board to compress bumps and, thereby, a wiring layer beneath the electrodes is not damaged so that the reliability of the semiconductor device can be improved.
  • the Si substrate 20 is positioned so that surfaces of these bumps 22 can contact with each of the corresponding electrodes 11 formed on the Si substrate 10 and, after that, the semiconductor chip 1 is mounted to the interposer 2 by bonding to make a semiconductor device shown in FIG. 2 .
  • a root mean square roughness (RMS) values R q for surfaces of electrodes formed on the semiconductor chip 1 and surfaces of bumps formed on the electrodes of the interposer 2 were measured with a surface roughness meter and an atomic force microscope.
  • the RMS values R q for the surfaces of bumps were found to be around 200 to 300 nm and the RMS values R q for the surfaces of electrodes formed on the substrate were found to be several tens nm.
  • Flattening may be carried out by using any conventional process, but it is effective to use a chemical mechanical polishing (CMP) process in order to make RMS values for the surfaces 10 nm or lower.
  • CMP chemical mechanical polishing
  • a surface is polished until its RMS value becomes 10 nm or lower while a mixed solution of an abrasion liquid containing abrasives such as diamond particles and an etchant such as hydrofluoric acid is sprayed to a flat polishing plate.
  • FIG. 4 A mounting apparatus for manufacturing a semiconductor device of the present invention is depicted in FIG. 4 .
  • a first substrate and a second substrate are commonly described as a material to be bonded 4 for convenience.
  • these surfaces may be cleaned by irradiating the surfaces of electrodes 11 on the Si substrate 10 and the surfaces of bumps 22 formed on the Si substrate 20 with an argon fast atom beam to remove oxides and organics in a cleaning chamber in which an argon fast atom beam can be irradiated in vacuo.
  • the mounting apparatus 3 is provided with a cleaning chamber 31 which accommodates a cleaning means 310 for cleaning bonding surfaces of materials to be bonded 4 , a mounting chamber 32 which accommodates a mounting means 320 for surface-activated bonding two materials to be bonded 4 having been cleaned with the cleaning means 310 , and a conveying part 33 which communicates the cleaning chamber 31 and the mounting chamber 32 .
  • Bonding surfaces are activated by cleaning to remove a stabilized layer formed by oxidation or adsorption of organics.
  • an introduction chamber 34 is connected to the conveying chamber 33 in order to introduce materials to be bonded 4 from the exterior into the interior of the mounting apparatus 3 .
  • a conveying means 330 is disposed which conveys the materials to be bonded 4 introduced from the exterior to the introduction chamber 34 to the cleaning chamber 31 , and conveys each of the materials to be bonded 4 cleaned with the cleaning means 310 to the mounting means 320 .
  • a shutter means 35 is provided between the cleaning chamber 31 and the conveying chamber 33 .
  • the introduction chamber 34 is provided with shutter means 36 and 37 for carrying in and out the materials to be bonded 4 .
  • the cleaning means 310 cleans and activates the bonding surface of the material to be bonded 4 by irradiating an energy wave 311 toward the surface.
  • an energy wave 311 either of plasma, ion beam, atom beam, radical beam, and laser is used.
  • a reduced pressure gas atmosphere forming means 38 such as a vacuum pump, which can bring the interior of the cleaning chamber 31 into a predetermined reduced pressure gas atmosphere.
  • a gas in the cleaning chamber 31 for forming a reduced pressure gas atmosphere air and an inert gas may be used.
  • an inert gas replacing means may also be attached.
  • the conveying means 330 consists of a body 331 capable of moving in a vertical direction (a Z-direction) and a rotational direction (a ⁇ -direction), a rod 332 capable of telescoping in an axial direction (a X-direction) and a tip arm 333 capable of rotating in a r-direction around the axis of the rod 332 .
  • This tip arm 333 has a mechanism for holding and releasing the materials to be bonded 4 .
  • the shutter means 35 provided between the cleaning chamber 31 and the conveying chamber 33 controls connection and isolation therebetween.
  • the shutter means 35 When the interior of the cleaning chamber 31 is brought into a predetermined reduced gas atmosphere, the shutter means 35 is closed to block the connection to the conveying chamber 33 .
  • the shutter 35 is opened to introduce materials to be bonded 4 into the cleaning chamber 31 or to remove cleaned materials to be bonded 4 from the cleaning chamber 31 .
  • the mounting means 320 On the mounting means 320 , two materials to be bonded 4 , the bonding surfaces of which have been cleaned, are surface-activated bonded.
  • the mounting means 320 is provided with a bonding stage 321 and a bonding head 322 , which respectively hold the two materials to be bonded 4 .
  • the bonding stage 321 In order to position the two materials to be bonded 4 for bonding, the bonding stage 321 is capable of adjusting a position in the X- and Y-directions (a horizontal directions) and the bonding head 322 is capable of adjusting a position in a Z-direction (a vertical direction) and a rotational direction (a ⁇ -direction).
  • the bonding stage 321 and the bonding head 322 are respectively provided with a temperature control means consisting of a heater and a thermocouple (not shown), thereby, the materials to be bonded can be heated at an arbitrary temperature.
  • a two-field camera 323 having two fields along the vertical direction is provided adjustably in the X- and Y-directions between the bonding stage 321 and the bonding head 322 in order to detect an amount of a difference in positions between two materials to be bonded 4 . Based on the detected results, the two materials to be bonded 4 are positioned at desired positions.
  • a gas atmosphere in the mounting chamber 32 may be an inert gas atmosphere or a gas atmosphere which does not react with the materials to be bonded.
  • a gas atmosphere which does not react with these electrodes e.g., a nitrogen gas
  • Bonding in this mounting chamber 32 can be carried out either in the air or under a reduced pressure.
  • the interposer 2 was first introduced into the introduction chamber 34 through the shutter means 37 . Then, the shutter means 36 was opened and the interposer 2 was held with the conveying means 330 . The shutter means 36 was closed, if needed, and the shutter means 35 was opened and then the interposer 2 held with the conveying means 330 was conveyed to the cleaning chamber 31 . After closing the shutter means 35 , a cleaning step was carried out in the cleaning chamber 31 by irradiating an energy wave 311 to the surfaces of the bumps 22 formed on the Si substrate 20 to activate them.
  • the interior of the cleaning chamber 31 was brought into a reduced pressure Ar atmosphere and, under this atmosphere, an Ar fast atom beam was irradiated as an energy wave The irradiation of the energy wave blew out oxides or organics from the surface of the bumps, forming a surface with activated atoms.
  • the shutter 35 was opened, the interposer 2 in which the surfaces of the bumps 22 had been activated was held with the conveying means 330 and was conveyed to the mounting chamber 32 and, then, it was affixed on the bonding stage 321 .
  • a semiconductor chip 1 was introduced into the introduction chamber 34 through the shutter means 37 .
  • the surfaces of the electrodes 11 formed on the semiconductor chip 1 were cleaned and activated by irradiating an energy wave 311 as in the interposer 2 .
  • the irradiation of the energy wave blew out oxides or organics from the surfaces of the electrodes, forming a surface with activated atoms.
  • the shutter 35 was opened, the semiconductor chip 1 in which the surfaces of the electrodes 11 had been activated was held with the conveying means 330 and was conveyed to the mounting chamber 32 and, then, it was affixed on the bonding head 322 .
  • bonding was carried out under a predetermined inert gas atmosphere formed by the inert gas replacing means 39 .
  • the surfaces of the bumps 22 formed on the interposer 2 affixed on the bonding stage 321 and the surfaces of the electrodes 11 on the semiconductor chip 1 affixed on the bonding head 322 were bonded at 150° C.
  • the bonding surfaces since the bonding surfaces have been activated, they can be bonded basically by a mere contact with exception for compressing bumps in order to absorb dispersion in the bump heights.
  • the semiconductor device made by bonding may be directly conveyed from the mounting chamber 32 to a next step or may be conveyed by using the above conveying means 330 .
  • a sealing resin such as an underfill material may be filled between a semiconductor chip and a wiring board in order to effectively prevent bumps and electrodes formed on a substrate from deteriorating by attacks of oxygen or moisture.
  • a semiconductor device with a higher reliability, electrical connection of which is not destroyed, may be obtained.
  • the semiconductor device of the present invention and the process for manufacturing the same have been explained by using exemplary embodiments, they only illustrate the present invention and do not intend to limit the present invention.
  • the semiconductor device is manufactured by forming elastic bumps on the electrodes on a wiring boar, and surface-activated bonding surfaces of the bumps and surfaces of electrodes formed on a semiconductor chip, but in the present invention, bumps may be formed on a semiconductor chip and these bumps and electrodes formed on a wiring board may be bonded.
  • the present invention may be applied to a semiconductor device comprising a combination other than a combination between a Si substrate of a semiconductor chip and a Si substrate of an interposer, for example, a combination between a Si substrate of a semiconductor chip as a first substrate and a printed wiring board as a second substrate.

Abstract

The present invention relates to a semiconductor device in which electrodes formed on a semiconductor chip and electrodes formed on a wiring board are electrically connected via projecting elastic electrodes, and further relates to a mounting method of reducing a pressure applied to electrodes formed on a substrate or underlying wirings when a semiconductor chip and a wiring board are bonded.

Description

FIELD OF THE INVENTION
The present invention relates to a semiconductor device in which electrodes formed on a semiconductor chip and electrodes formed on a wiring board are electrically connected via projecting elastic electrodes, and further relates to a mounting method of reducing a pressure applied to electrodes formed on a substrate or underlying wirings when a semiconductor chip and a wiring board are bonded.
BACKGROUND OF THE INVENTION
Previously, in manufacturing a semiconductor device by mounting a semiconductor chip on a wiring board, a wire bonding technique has been employed in which bonding pads on a semiconductor chip and leads on a wiring board are electrically connected by bonding via thin metal wires. Recently, in order to cope with a requirement for downsizing and lightening electrical equipments and an increase in the number of connection terminals of a semiconductor device, a flip chip mounting technology is employed in which a projecting electrode (hereinafter referred to as a “bump”), is formed on an electrode on a surface of a semiconductor chip and, then, the semiconductor chip is directly bonded to a wiring board in a face down manner.
In this flip chip mounting technology, bumps are formed on a plurality of electrodes formed on a semiconductor chip by using a metallic material such as solder and Au, these bumps and corresponding electrodes formed on a wiring board are positioned, and they are bonded by heat-press. In order to avoid destruction of bumps with a thermal stress caused by a difference in thermal expansion coefficients between the semiconductor chip and the wiring board during cooling after heat-press, an underfill material, which functions as a thermal stress buffer material, is supplied between the semiconductor chip and the wiring board.
Alternatively, a thermal stress caused by a difference in thermal expansion coefficients between a semiconductor chip and a wiring board during cooling after heat-press is buffered by using elastic bumps in place of underfill materials. For example, JP-A No. 1999-21447 and JP-A No. 2001-156091 disclose a structure in which a thermal stress is buffered by forming a cavity within a solder bump. JP-A No. 1999-233669 discloses a structure in which a thermal stress is buffered by utilizing elasticity of a resin by forming a bump consisting of a resin core made of a photo-sensitive resin such as polyimide, acrylic and the like and Ni plating and the like on a surface of the core. JP-A No. 2000-320148 discloses a structure in which a thermal stress generated between an integrated circuit and a mounting board is buffered by utilizing a U-shape elastic element at solder joints.
More recently, narrowing in wiring pitches as well as thinning and multilayering in semiconductor devices are accelerated, with depending on downsizing and performance enhancement in portable electronic equipments. In downsized, thinned or multilayered semiconductor devices, when a semiconductor chip is mounted on a wiring board by using the above conventional techniques to apply a pressure on the semiconductor chip or the wiring board, it is highly possible to break circuits formed thereon, affecting productivity and reliability of semiconductor devices. Especially when multilayer wiring boards are heat-pressed, low-k dielectric materials in multilayer wirings beneath electrode pads on a substrate or circuits of transistors and the like are frequently damaged, resulting in disorders in functions of semiconductor device.
Accordingly, for example, JP-A No. 2000-174165 discloses a structure in which a stress generated when a semiconductor chip is press bonded to a wiring board is buffered by forming a stress relaxation layer consisting of an epoxy resin under electrodes formed on the wiring board.
Alternatively, it is possible to reduce a pressure applied to a multilayer wiring beneath electrode pads on a substrate during bonding by using the above-mentioned bumps with a thermal stress buffering function and reducing its spring constant. However, in the previous bonding process, since a high pressure is applied during bonding, when a spring constant is low, it is possible that a pressure surpasses the elastic limit of the bump and, therefore, the bump cannot maintain its elasticity. Moreover, in the conventional bonding process, especially when a resin core-type bump is used, since bonding is carried out at a high temperature, a resin constituting a core deteriorates, causing a change in a spring constant.
SUMMARY OF THE INVENTION
Accordingly, an object of the present invention is to provide a high reliable semiconductor device in which electrodes formed on two substrates are electrically connected by bonding via elastic bumps to reduce a pressure applied to circuits and the like formed on the substrates. Another object of the present invention is to provide a process for manufacturing such a semiconductor device.
The present invention provides a semiconductor device comprising a semiconductor chip and a wiring board, wherein electrodes formed on the semiconductor chip and corresponding electrodes formed on the wiring board are electrically connected via bumps having a low spring constant. Since the spring constant is low, in a step for mounting a semiconductor chip on which multilayer wirings are formed on a wiring board, a pressure applied to the semiconductor chip and the wiring board is reduced and a stress due to repulsion from bumps decreases after mounting. By this, a high reliable semiconductor device can be provided.
Furthermore, the present invention provides also a process for manufacturing a semiconductor device without requiring a high temperature or a high pressure in order to mount multilayer wiring boards via bumps with a low spring constant.
Therefore, the present invention provides a semiconductor device comprising a first substrate on which one or more electrodes are formed, a second substrate on which one or more electrodes are formed, elastic bumps formed on the one or more electrodes on the second substrate, a spring constant of the elastic bump being 1000 N/m or lower,
wherein surfaces of the one or more electrodes on the first substrate and surfaces of the elastic bumps formed on the one or more electrodes on the second substrate are electrically connected by bonding.
In the present invention, a combination of a first substrate and a second substrate includes a Si substrate—a Si substrate (e.g., semiconductor chips, a semiconductor and an interposer), a Si substrate—a printed wiring board (including a flexible board), a Si substrate—a compound semiconductor substrate (a substrate of GaAs, InP, etc.), a compound semiconductor substrate—a printed wiring board and the like. In the above combination, any substrate may be considered as a first substrate.
The semiconductor device of the present invention is characterized in that a spring constant of the elastic bump is 1000 N/m or lower.
According to the present invention, since the spring constant of the bump is low, when bumps are compressed by mounting a semiconductor chip on a wiring board, a stress applied to electrodes formed on the semiconductor substrate and the wiring board due to repulsion from bumps is reduced to enhance reliability of the semiconductor device.
In the present invention, any form of bumps may be used as far as the bumps are elastic. For example, the following can be used: a spring bump such as a spring structure having a crank shape, a U shape, a coil shape and the like; a resin core-type bump comprising an elastic resin core and an electrically-conductive material; a hollow bump with a structure in which a cavity is formed within an electrically-conductive bump.
In the semiconductor device of the present invention, surfaces of electrodes on the first substrate have a root mean square roughness of 10 nm or less, and surfaces of elastic bumps formed on the one or more electrodes on the second substrate have a root mean square roughness of 10 nm or less.
In the semiconductor device of the present invention, at least one of the first substrate and the second substrate has a thickness of 50 μm or less. It is desired that both the first substrate and the second substrate have a thickness of 50 μm or less.
By this, the present invention can be applied to a downsized and thinned semiconductor device. Furthermore, since a substrate obtains elasticity by thinning, even when heights of electrodes or bumps formed on the substrates disperse, the substrate itself absorbs dispersion in height.
In addition, the present invention provides a kit for manufacturing a semiconductor device in which a first substrate on which one or more electrodes are formed and a second substrate on which one or more electrodes are formed are electrically connected via elastic bumps, which comprises a first substrate on which one or more electrodes are formed, a second substrate on which one or more electrodes are formed, and elastic bumps formed on the one or more electrodes formed on the second substrate,
    • wherein surfaces of the one or more electrodes on the first substrate have a root mean square roughness of 10 nm or lower, and surfaces of the elastic bumps formed on the one or more electrodes on the second substrate have a root mean square roughness of 10 nm or lower.
The semiconductor device of the present invention may be manufactured by bonding surfaces of the one or more electrodes on the first substrate included in the kit and surfaces of elastic bumps on the one or more electrodes on the second substrate included in the kit. Since a surface of the electrode on the first substrate and surfaces of the bumps on the second substrate, which are bonding surfaces, have a root mean square roughness of 10 nm or lower, these bonding surfaces may be bonded without applying a high temperature or a high pressure after activation by a technology such as a surface activation process.
In addition, the present invention provides also a process for manufacturing a semiconductor device in which a first substrate on which one or more electrodes are formed and a second substrate on which one or more electrodes are formed are electrically connected via elastic bumps, which comprises:
preparing a first substrate on which one or more electrodes are formed, and a second substrate on which one or more electrodes are formed and elastic bumps are further formed on the one or more electrodes;
flattening a surface of the electrode formed on the first substrate so that the root mean square roughness becomes 10 nm or lower when the root mean square roughness of the surface of the electrode is higher than 10 nm, and flattening a surface of the elastic bump formed on the electrode on the second substrate so that the root mean square roughness becomes 10 nm or lower when the root mean square roughness of the surface of the elastic bump is higher than 10 nm;
activating the surface of the electrode formed on the first substrate and the surface of the elastic bump formed on the one or more electrodes on the second substrate; and
bonding the activated surface of the electrode and the activated surface of the elastic bump.
In the process for manufacturing a semiconductor device according to the present invention, a surface of the electrode formed on the first substrate and a surface of the elastic bump flattened on the electrode formed on the second substrate are polished by chemical mechanical polishing so that the root mean square roughness of these surfaces are 10 nm or lower. The flat or flattened surfaces of the electrodes formed on the first substrate or the bumps formed on the second substrate are activated by a surface activation process. Then, the activated surfaces of the electrodes and the activated surface of the bump are bonded.
The above-described bonding technology is called as a surface activated bonding (SAB) process. This technology is a process in which bonding is carried out at a lower energy relative to the conventional bonding processes, that is, at a temperature of a room temperature or lower and under a low pressure, by polishing and activation to clean bonding surfaces of materials to be bonded, and is characterized in that: physical means such as ion bombardment are actively utilized for activating bonding surfaces; bonding is based on atomic level characterization of bonding surfaces; and bonding is effective not only between metals but also between materials having different bonding manners such as between metals and ceramics.
Furthermore, this bonding technology can be applied to not only bonding between inorganic materials such as metals, semiconductors, ceramics and the like but also bonding between an organic material and an inorganic material.
In the surface activated bonding, it is required that surfaces of materials to be bonded are flat in order to contact atoms on both surfaces effectively. The flatness required depends on surface energies and elastic constants of materials to be bonded, there is rather an analytical result indicating that surfaces can be bonded only by contacting when the surfaces have a root mean square roughness in a range from 1 to 10 nm. Indeed, silicon wafer surfaces have a root mean square roughness of about 1 nm, and those surfaces can be bonded as they are.
When a surface of a material to be bonded is not flat, the surface should be polished by a chemical mechanical polishing (CMP) process in which material to be polished is pressed onto a flat polishing plate to polish it, while a mixed liquid of abrasives such as ceramic particles or diamond particles and a chemical substance having an etching effect is sprayed on the plate. Since the CMP process comprises both mechanical polishing with abrasives and chemical polishing, a root mean square roughness can be decreased to 10 nm or lower.
Polished surfaces cannot be bonded only by contacting them because a stabilized layer is formed on those surfaces by oxidization or adsorption of organics and the like. The SAB is enabled by removing a stabilized layer by irradiating an energy wave such as plasma, accelerated ion beam, fast atom beam (FAB), radical beam and laser in vacuo. Thus, activated surfaces can be bonded only by a contact without heating at a high temperature.
As a bonding process by SAB, for example, Japanese Patent No. 2791429 discloses a process for bonding silicon wafers in which bonding surfaces are sputter etched by exposing with an inert gas ion beam or an inert gas fast atom beam at room temperature in vacuo prior to bonding two wafers. In the SAB process, oxides and inorganics on bonding surfaces of silicon wafers are blown out by irradiating the above-mentioned beams to form surfaces with activated silicon atoms, and these activated surfaces are bonded through strong bonding forces between atoms. Therefore, in this process, essentially, heating for bonding becomes unnecessary and merely contacting activated surfaces allows them to be bonded at room temperature.
JP-A No. 2001-351892 discloses a mounting apparatus for the SAB process which enables mass-production by shortening a tact time of a mounting step. As shown in FIG. 4, this mounting apparatus comprises a cleaning chamber for cleaning and activating bonding surfaces of materials to be bonded by beam irradiation, and a mounting chamber for bonding cleaned surfaces, and a conveying part for conveying materials to be bonded provided between the cleaning chamber and the mounting chamber.
In the process for manufacturing a semiconductor device according to the present invention, after activation, surfaces of one or more electrodes formed on the first substrate and surfaces of elastic bumps formed on the one or more electrodes formed on the second substrate are bonded at 150° C. or lower.
That is, according to the present invention, since a surface of a bump and a surface of an electrode on a substrate can be bonded without applying a high temperature or a high pressure, even when a spring constant of the bump is low, especially when a resin core-type bump is used, elastic properties of the bump is not thermally changed and an applied pressure for bonding does not surpass the elastic limit of the bump. Thus, a substrate can be mounted without deteriorating elasticity of bumps.
According to the present invention, a multilayer wiring board is mounted via bumps having a low elasticity, damage to circuits and the like formed on a substrate is reduced and, thereby, a high reliable semiconductor device may be provided. Moreover, since the SAB process is used, it becomes possible to mount a multilayer wiring board via bumps having low elasticity.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 shows plan views of a semiconductor chip (a) and an interposer (b) used in a semiconductor device of the present invention.
FIG. 2 shows a schematic illustration explaining a mounting step for a semiconductor device of the present invention.
FIG. 3 shows cross-sectional views of elastic bumps used in the present invention.
FIG. 4 shows schematic illustrations explaining a mounting apparatus for manufacturing a semiconductor device of the present invention.
 BEST MODE OF THE INVENTION
The semiconductor device according to the present invention is manufactured by mounting a first substrate on a second substrate, and is characterized in that electrodes formed on the first substrate and electrodes formed on the second substrate are electrically connected via bumps.
Embodiments of the present invention are described below.
As shown in FIG. 1( a), on a Si substrate 10 of a semiconductor chip 1, one or more electrodes 11 and other circuits (not shown) are formed by using conventional materials and a conventional process.
As shown in FIG. 1( b), on a Si substrate 20 of an interposer 2, one or more electrodes 21 and other circuits (not shown) are formed by using conventional materials and a conventional process.
As shown in FIG. 2, elastic bumps 22 are bonded on each of the one or more electrodes 21. Since layout of the electrodes 11 formed on the Si substrate 10 corresponds to layout of the electrodes 21 formed on the Si substrate 20, the semiconductor chip 1 is mounted on the interposer 2 by bonding surfaces of bumps 21 and one or more electrodes 11 formed on the Si substrate 10.
As used herein, a term “corresponding” or “correspond to” means that electrodes formed on a first substrate and electrodes formed on a second substrate have a positional relationship where they can be electrically connected when the first substrate is mounted on the second substrate.
FIG. 3 shows cross-sectional views of exemplary combinations of an electrode and a bump formed on the interposer 2. The interposer 2 is made by forming electrodes 21 and other circuits on the Si substrate 20 and forming a protective layer 24 on a region other than a region where electrical connection will be formed.
Bumps 22 may be formed directly on the electrodes 21, but it is preferred that an intermediate layer 25 is formed on the electrodes 21, and then the bumps 22 are formed thereon for the purposes of preventing components from diffusing between electrodes 21 and bumps 22 and improving an adhesion strength therebetween.
Elastic bumps may be formed by depositing on electrodes formed on a substrate by using a conventional process such as lithography, or by fabricating bumps separately and bonding these bumps on electrodes formed on a substrate by using a conventional process or the above-mentioned surface activated bonding.
In the present invention, bumps in any shape may be used as far as they have elasticity. For example, a spring bump 221 shown in FIG. 3( a), resin core- type bumps 222 and 223 shown in respective FIGS. 3( b) and 3(c), a hollow bump 224 shown in FIG. 3( d) and the like may be used.
FIG. 3( a) shows a spring bump 221 having a crank-shape spring structure as one embodiment, but a U-shape or coil-like spring structure may also be used. FIG. 3( b) shows one embodiment of resin core-type bumps. A resin core-type bump 222 is made by disposing a resin core 222 a on the electrode 21 and forming an electrically-conductive layer 222 b thereon to allow electrical connection. FIG. 3( c) shows another embodiment of resin core-type bumps. This resin core-type bump 223 has a structure in which a plurality of resin beads 223 a are dispersed in an electrically-conductive material 223 b. FIG. 3( d) shows one embodiment of hollow bumps. This hollow bump 224 has a structure in which a cavity is formed inside an electrically-conductive bump.
Specifically, the resin core-type bump 222 is made by forming a resin core 222 a on the intermediate layer 25 using a polyimide photo-sensitive resin, and forming an electrically-conductive coating 222 b around the resin core 222 a by Ni plating.
In the case where a plurality of bumps are bonded on a substrate by a conventional process, since a maximum difference in bump height within one substrate is about 1 μm due to dispersion, when a semiconductor chip is mounted on a wiring board on which a plurality of bumps are bonded, the highest bump should be compressed by at least 1 μm in order to contact all of the plurality of bumps with electrodes. If a conventional bump is used here, a pressure applied to an electrode pad formed on a semiconductor chip and a wiring board due to repulsion from a compressed bump is calculated to be about 50 gf. When a semiconductor chip or a wiring board is thinned depending on a progress in downsizing and thinning of a semiconductor device, applying of the above stress to the electrode pads leads to a breakdown of the semiconductor device. Therefore, a pressure applied to an electrode pad should be reduced.
Therefore, in the present invention, a maximum difference in height for a plurality of bumps and a frame member is set within 1 μm. That is, the largest compressed length of the highest bump is 1 μm by mounting a semiconductor chip 1 to an interposer 2. If a maximum permissive pressure per electrode pad is set to for example 1 gf, a permissive spring constant k of the bump is calculated to be 1000 N/m or lower.
Accordingly, in the present invention, a spring constant is preferably 1000 N/m or lower.
Since the spring constant is low, a pressure applied to an electrode pad formed on the semiconductor chip and the wiring board due to repulsion from bumps can be reduced when the semiconductor is mounted on the wiring board to compress bumps and, thereby, a wiring layer beneath the electrodes is not damaged so that the reliability of the semiconductor device can be improved.
The Si substrate 20 is positioned so that surfaces of these bumps 22 can contact with each of the corresponding electrodes 11 formed on the Si substrate 10 and, after that, the semiconductor chip 1 is mounted to the interposer 2 by bonding to make a semiconductor device shown in FIG. 2.
In the present invention, before mounting the semiconductor chip 1 on the interposer 2, a root mean square roughness (RMS) values Rq for surfaces of electrodes formed on the semiconductor chip 1 and surfaces of bumps formed on the electrodes of the interposer 2 were measured with a surface roughness meter and an atomic force microscope. The RMS values Rq for the surfaces of bumps were found to be around 200 to 300 nm and the RMS values Rq for the surfaces of electrodes formed on the substrate were found to be several tens nm.
As described above, when the RMS values for bonding surfaces are in a range of 1 to 10 nm, these surfaces can be bonded without applying a high temperature or a high pressure. On the other hand, when the RMS values for the bonding surfaces are above 10 nm, it is confirmed that a high temperature and a high pressure are required for bonding as in the conventional process even when these surfaces are activated. Thus, when RMS values for bonding surfaces exceed 10 nm, the bonding surfaces should be flattened prior to activation.
Flattening may be carried out by using any conventional process, but it is effective to use a chemical mechanical polishing (CMP) process in order to make RMS values for the surfaces 10 nm or lower. For example, a surface is polished until its RMS value becomes 10 nm or lower while a mixed solution of an abrasion liquid containing abrasives such as diamond particles and an etchant such as hydrofluoric acid is sprayed to a flat polishing plate.
After confirming that the bonding surfaces are flat, a semiconductor device is manufactured by mounting the semiconductor chip on the wiring board by using a SAB process. A mounting apparatus for manufacturing a semiconductor device of the present invention is depicted in FIG. 4. In this figure, a first substrate and a second substrate are commonly described as a material to be bonded 4 for convenience.
When this mounting apparatus 3 is used, these surfaces may be cleaned by irradiating the surfaces of electrodes 11 on the Si substrate 10 and the surfaces of bumps 22 formed on the Si substrate 20 with an argon fast atom beam to remove oxides and organics in a cleaning chamber in which an argon fast atom beam can be irradiated in vacuo.
The mounting apparatus 3 is provided with a cleaning chamber 31 which accommodates a cleaning means 310 for cleaning bonding surfaces of materials to be bonded 4, a mounting chamber 32 which accommodates a mounting means 320 for surface-activated bonding two materials to be bonded 4 having been cleaned with the cleaning means 310, and a conveying part 33 which communicates the cleaning chamber 31 and the mounting chamber 32. Bonding surfaces are activated by cleaning to remove a stabilized layer formed by oxidation or adsorption of organics.
In addition, an introduction chamber 34 is connected to the conveying chamber 33 in order to introduce materials to be bonded 4 from the exterior into the interior of the mounting apparatus 3. In the conveying chamber 33, a conveying means 330 is disposed which conveys the materials to be bonded 4 introduced from the exterior to the introduction chamber 34 to the cleaning chamber 31, and conveys each of the materials to be bonded 4 cleaned with the cleaning means 310 to the mounting means 320. Further, a shutter means 35 is provided between the cleaning chamber 31 and the conveying chamber 33. The introduction chamber 34 is provided with shutter means 36 and 37 for carrying in and out the materials to be bonded 4.
The cleaning means 310 cleans and activates the bonding surface of the material to be bonded 4 by irradiating an energy wave 311 toward the surface. As the energy wave 311, either of plasma, ion beam, atom beam, radical beam, and laser is used.
To the cleaning chamber 31 is attached a reduced pressure gas atmosphere forming means 38 such as a vacuum pump, which can bring the interior of the cleaning chamber 31 into a predetermined reduced pressure gas atmosphere. As a gas in the cleaning chamber 31 for forming a reduced pressure gas atmosphere, air and an inert gas may be used. When an inert gas is used, an inert gas replacing means may also be attached.
The conveying means 330 consists of a body 331 capable of moving in a vertical direction (a Z-direction) and a rotational direction (a θ-direction), a rod 332 capable of telescoping in an axial direction (a X-direction) and a tip arm 333 capable of rotating in a r-direction around the axis of the rod 332. This tip arm 333 has a mechanism for holding and releasing the materials to be bonded 4.
The shutter means 35 provided between the cleaning chamber 31 and the conveying chamber 33 controls connection and isolation therebetween. When the interior of the cleaning chamber 31 is brought into a predetermined reduced gas atmosphere, the shutter means 35 is closed to block the connection to the conveying chamber 33. The shutter 35 is opened to introduce materials to be bonded 4 into the cleaning chamber 31 or to remove cleaned materials to be bonded 4 from the cleaning chamber 31.
On the mounting means 320, two materials to be bonded 4, the bonding surfaces of which have been cleaned, are surface-activated bonded. The mounting means 320 is provided with a bonding stage 321 and a bonding head 322, which respectively hold the two materials to be bonded 4. In order to position the two materials to be bonded 4 for bonding, the bonding stage 321 is capable of adjusting a position in the X- and Y-directions (a horizontal directions) and the bonding head 322 is capable of adjusting a position in a Z-direction (a vertical direction) and a rotational direction (a θ-direction).
In addition, the bonding stage 321 and the bonding head 322 are respectively provided with a temperature control means consisting of a heater and a thermocouple (not shown), thereby, the materials to be bonded can be heated at an arbitrary temperature.
A two-field camera 323 having two fields along the vertical direction is provided adjustably in the X- and Y-directions between the bonding stage 321 and the bonding head 322 in order to detect an amount of a difference in positions between two materials to be bonded 4. Based on the detected results, the two materials to be bonded 4 are positioned at desired positions.
To the mounting chamber 32 is attached an inert gas replacing means 39 for bringing the interior of the mounting chamber 32 into an inert gas atmosphere so that bonding of materials to be bonded 4 are carried out under the inert gas atmosphere. A gas atmosphere in the mounting chamber 32 may be an inert gas atmosphere or a gas atmosphere which does not react with the materials to be bonded. For example, when a material to be bonded has electrodes and these electrodes are bonded to another material to be bonded, a gas atmosphere which does not react with these electrodes (e.g., a nitrogen gas) may be used. Bonding in this mounting chamber 32 can be carried out either in the air or under a reduced pressure.
Specifically, the interposer 2 was first introduced into the introduction chamber 34 through the shutter means 37. Then, the shutter means 36 was opened and the interposer 2 was held with the conveying means 330. The shutter means 36 was closed, if needed, and the shutter means 35 was opened and then the interposer 2 held with the conveying means 330 was conveyed to the cleaning chamber 31. After closing the shutter means 35, a cleaning step was carried out in the cleaning chamber 31 by irradiating an energy wave 311 to the surfaces of the bumps 22 formed on the Si substrate 20 to activate them. The interior of the cleaning chamber 31 was brought into a reduced pressure Ar atmosphere and, under this atmosphere, an Ar fast atom beam was irradiated as an energy wave The irradiation of the energy wave blew out oxides or organics from the surface of the bumps, forming a surface with activated atoms. After the predetermined cleaning step, the shutter 35 was opened, the interposer 2 in which the surfaces of the bumps 22 had been activated was held with the conveying means 330 and was conveyed to the mounting chamber 32 and, then, it was affixed on the bonding stage 321.
Next, a semiconductor chip 1 was introduced into the introduction chamber 34 through the shutter means 37. The surfaces of the electrodes 11 formed on the semiconductor chip 1 were cleaned and activated by irradiating an energy wave 311 as in the interposer 2. The irradiation of the energy wave blew out oxides or organics from the surfaces of the electrodes, forming a surface with activated atoms. After the predetermined cleaning step, the shutter 35 was opened, the semiconductor chip 1 in which the surfaces of the electrodes 11 had been activated was held with the conveying means 330 and was conveyed to the mounting chamber 32 and, then, it was affixed on the bonding head 322.
In the mounting step, bonding was carried out under a predetermined inert gas atmosphere formed by the inert gas replacing means 39. In this mounting step, the surfaces of the bumps 22 formed on the interposer 2 affixed on the bonding stage 321 and the surfaces of the electrodes 11 on the semiconductor chip 1 affixed on the bonding head 322 were bonded at 150° C. As discussed above, since the bonding surfaces have been activated, they can be bonded basically by a mere contact with exception for compressing bumps in order to absorb dispersion in the bump heights. The semiconductor device made by bonding may be directly conveyed from the mounting chamber 32 to a next step or may be conveyed by using the above conveying means 330.
Further, in the present invention, a sealing resin such as an underfill material may be filled between a semiconductor chip and a wiring board in order to effectively prevent bumps and electrodes formed on a substrate from deteriorating by attacks of oxygen or moisture. Thus, a semiconductor device with a higher reliability, electrical connection of which is not destroyed, may be obtained.
Although the semiconductor device of the present invention and the process for manufacturing the same have been explained by using exemplary embodiments, they only illustrate the present invention and do not intend to limit the present invention. For example, the semiconductor device is manufactured by forming elastic bumps on the electrodes on a wiring boar, and surface-activated bonding surfaces of the bumps and surfaces of electrodes formed on a semiconductor chip, but in the present invention, bumps may be formed on a semiconductor chip and these bumps and electrodes formed on a wiring board may be bonded.
Furthermore, the present invention may be applied to a semiconductor device comprising a combination other than a combination between a Si substrate of a semiconductor chip and a Si substrate of an interposer, for example, a combination between a Si substrate of a semiconductor chip as a first substrate and a printed wiring board as a second substrate.

Claims (5)

1. A semiconductor device comprising a first substrate on which one or more electrodes are formed, a second substrate on which one or more electrodes are formed, elastic bumps formed on the one or more electrodes on the second substrate, a spring constant of the elastic bump being 1000 N/m or lower,
wherein surfaces of the one or more electrodes on the first substrate and surfaces of the elastic bumps formed on the one or more electrodes on the second substrate are electrically connected by bonding.
2. The semiconductor device according to claim 1, wherein the elastic bump is a spring bump.
3. The semiconductor device according to claim 1, wherein the elastic bump is a resin core-type bump.
4. The semiconductor device according to claim 1, wherein the elastic bump is a hollow bump.
5. A kit for manufacturing a semiconductor device in which a first substrate on which one or more electrodes are formed and a second substrate on which one or more electrodes are formed are electrically connected via elastic bumps, which comprises a first substrate on which one or more electrodes are formed, a second substrate on which one or more electrodes are formed, and elastic bumps formed on the one or more electrodes on the second substrate,
wherein surfaces of the one or more electrodes on the first substrate have a root mean square roughness of 10 nm or lower, and surfaces of the elastic bumps formed on the one or more electrodes on the second substrate have a root mean square roughness of 10 nm or lower.
US11/213,882 2004-08-30 2005-08-30 Semiconductor device and process for manufacturing the same Active 2025-12-02 US7268430B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/889,100 US7776735B2 (en) 2004-08-30 2007-08-09 Semiconductor device and process for manufacturing the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JPP2004-250453 2004-08-30
JP2004250453A JP4050732B2 (en) 2004-08-30 2004-08-30 Semiconductor device and manufacturing method thereof

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/889,100 Division US7776735B2 (en) 2004-08-30 2007-08-09 Semiconductor device and process for manufacturing the same

Publications (2)

Publication Number Publication Date
US20060043552A1 US20060043552A1 (en) 2006-03-02
US7268430B2 true US7268430B2 (en) 2007-09-11

Family

ID=35941904

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/213,882 Active 2025-12-02 US7268430B2 (en) 2004-08-30 2005-08-30 Semiconductor device and process for manufacturing the same
US11/889,100 Active 2026-08-12 US7776735B2 (en) 2004-08-30 2007-08-09 Semiconductor device and process for manufacturing the same

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/889,100 Active 2026-08-12 US7776735B2 (en) 2004-08-30 2007-08-09 Semiconductor device and process for manufacturing the same

Country Status (5)

Country Link
US (2) US7268430B2 (en)
JP (1) JP4050732B2 (en)
KR (2) KR20060050794A (en)
CN (1) CN100437995C (en)
TW (1) TWI297185B (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070178625A1 (en) * 2006-01-31 2007-08-02 International Business Machines Corporation Composite interconnect structure using injection molded solder technique
US20090079094A1 (en) * 2007-09-21 2009-03-26 Stats Chippac, Ltd. Solder Bump with Inner Core Pillar in Semiconductor Package
US20100252311A1 (en) * 2009-04-01 2010-10-07 Advanced Interconnections Corp. Terminal assembly with regions of differing solderability
US20110017803A1 (en) * 2007-03-19 2011-01-27 Infineon Technologies Ag Method for Connecting a Component With a Substrate
US20140120734A1 (en) * 2011-03-11 2014-05-01 Fujifilm Electronic Materials U.S.A., Inc. Novel Etching Composition
US20140147192A1 (en) * 2012-04-26 2014-05-29 California Institute Of Technology Silicon alignment pins: an easy way to realize a wafer-to-wafer alignment
US8969734B2 (en) 2009-04-01 2015-03-03 Advanced Interconnections Corp. Terminal assembly with regions of differing solderability
US9200372B2 (en) 2011-10-21 2015-12-01 Fujifilm Electronic Materials U.S.A., Inc. Passivation composition and process
US10037957B2 (en) 2016-11-14 2018-07-31 Amkor Technology, Inc. Semiconductor device and method of manufacturing thereof

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006057360A1 (en) * 2004-11-25 2006-06-01 Nec Corporation Semiconductor device and production method therefor, wiring board and production method therefor, semiconductor package and electronic apparatus
CN101517734A (en) * 2006-09-26 2009-08-26 阿尔卑斯电气株式会社 Elastic contact and method for bonding between metal terminals using the same
JP2008124355A (en) * 2006-11-15 2008-05-29 Epson Imaging Devices Corp Semiconductor device, anisotropic conductive material, mounting structure, electrooptic device, manufacturing method of projection electrode, manufacturing method of anisotropic conductive material, and electronic device
US20080315388A1 (en) * 2007-06-22 2008-12-25 Shanggar Periaman Vertical controlled side chip connection for 3d processor package
JP4992604B2 (en) * 2007-08-15 2012-08-08 株式会社ニコン Joining apparatus and joining method
JP4548459B2 (en) * 2007-08-21 2010-09-22 セイコーエプソン株式会社 Electronic component mounting structure
JP5228479B2 (en) * 2007-12-28 2013-07-03 富士通株式会社 Manufacturing method of electronic device
JP5493399B2 (en) * 2009-03-12 2014-05-14 株式会社ニコン Manufacturing apparatus and semiconductor device manufacturing method
JP5375950B2 (en) * 2009-03-18 2013-12-25 コニカミノルタ株式会社 Thermoelectric conversion element
JP2012243840A (en) * 2011-05-17 2012-12-10 Renesas Electronics Corp Semiconductor device and manufacturing method of the same
US10784221B2 (en) * 2011-12-06 2020-09-22 Taiwan Semiconductor Manufacturing Company, Ltd. Method of processing solder bump by vacuum annealing
JP2013251405A (en) * 2012-05-31 2013-12-12 Tadatomo Suga Bonding method of substrate having metal region
JP6032667B2 (en) * 2012-08-31 2016-11-30 国立研究開発法人産業技術総合研究所 Joining method
KR20140038735A (en) * 2012-09-21 2014-03-31 (주)호전에이블 Package module and method for manufacturing the same
JP6151925B2 (en) 2013-02-06 2017-06-21 ヤマハ発動機株式会社 Substrate fixing device, substrate working device, and substrate fixing method
ITTO20150229A1 (en) * 2015-04-24 2016-10-24 St Microelectronics Srl PROCEDURE FOR PRODUCING BUMPS IN CORRESPONDING ELECTRONIC COMPONENTS, COMPONENT AND IT PRODUCT
CN105472216B (en) * 2015-12-01 2020-01-10 宁波舜宇光电信息有限公司 Electric support and camera module with buffer structure
US10403601B2 (en) * 2016-06-17 2019-09-03 Fairchild Semiconductor Corporation Semiconductor package and related methods
JP6425317B2 (en) * 2017-07-21 2018-11-21 須賀　唯知 Bonding method of substrate having metal region
CN108054490B (en) * 2017-12-08 2020-01-03 中国电子科技集团公司第五十四研究所 Local micro-spring low-stress assembly structure of multilayer flexible substrate
GB2584372B (en) * 2018-02-22 2022-04-13 Massachusetts Inst Technology Method of reducing semiconductor substrate surface unevenness
CN110557903A (en) * 2019-09-05 2019-12-10 深圳市星河电路股份有限公司 method for processing bonding value of ultrahigh gold wire of PCB

Citations (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4893172A (en) * 1987-01-19 1990-01-09 Hitachi, Ltd. Connecting structure for electronic part and method of manufacturing the same
JPH08139226A (en) 1994-11-04 1996-05-31 Sony Corp Semiconductor circuit device and method for mounting its circuit
WO1997016866A2 (en) 1995-05-26 1997-05-09 Formfactor, Inc. Chip interconnection carrier and methods of mounting spring contacts to semiconductor devices
JPH10173006A (en) 1996-12-09 1998-06-26 Hitachi Ltd Semiconductor device and its manufacturing method
JP2791429B2 (en) 1996-09-18 1998-08-27 工業技術院長 Room-temperature bonding of silicon wafers
JPH10303345A (en) 1997-04-28 1998-11-13 Shinko Electric Ind Co Ltd Packaging structure to substrate of semiconductor chip
US5897326A (en) * 1993-11-16 1999-04-27 Eldridge; Benjamin N. Method of exercising semiconductor devices
JPH11145172A (en) 1997-11-07 1999-05-28 Nec Corp Bump structural body and forming method therefor
JPH11214447A (en) 1998-01-27 1999-08-06 Oki Electric Ind Co Ltd Mounting structure for semiconductor device and mounting method therefor
JPH11233669A (en) 1998-02-10 1999-08-27 Mitsui High Tec Inc Manufacture of semiconductor device
US5983493A (en) * 1993-11-16 1999-11-16 Formfactor, Inc. Method of temporarily, then permanently, connecting to a semiconductor device
JP2000174165A (en) 1998-12-08 2000-06-23 Matsushita Electric Ind Co Ltd Semiconductor device and its manufacture
JP2000320148A (en) 1999-05-10 2000-11-21 Sekisui House Ltd Panel positioning jig
JP2001050980A (en) 1999-08-04 2001-02-23 Taniguchi Consulting Engineers Co Ltd Structure and manufacture of contact for electrode terminal of ic
JP2001156091A (en) 1999-11-30 2001-06-08 Oki Electric Ind Co Ltd Semiconductor device and method for manufacture thereof
US20010021596A1 (en) * 1999-11-09 2001-09-13 Akira Tamura Deformable contact connector supported by constant force clamping spring
JP2001351892A (en) 2000-06-08 2001-12-21 Tadatomo Suga Method and device for mounting
US20040000428A1 (en) * 2002-06-26 2004-01-01 Mirng-Ji Lii Socketless package to circuit board assemblies and methods of using same
US6716037B2 (en) 2002-07-23 2004-04-06 Via Technologies, Inc. Flexible electric-contact structure for IC package
US7127811B2 (en) * 2000-04-12 2006-10-31 Formfactor, Inc. Methods of fabricating and using shaped springs

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6242324B1 (en) * 1999-08-10 2001-06-05 The United States Of America As Represented By The Secretary Of The Navy Method for fabricating singe crystal materials over CMOS devices
JP2001053106A (en) * 1999-08-13 2001-02-23 Nec Corp Flip-chip connection structure and manufacture for electronic component
JP3998484B2 (en) * 2002-02-07 2007-10-24 富士通株式会社 How to connect electronic components
JP4036786B2 (en) * 2003-04-24 2008-01-23 唯知 須賀 Electronic component mounting method
JP4768343B2 (en) * 2005-07-27 2011-09-07 株式会社デンソー Mounting method of semiconductor element

Patent Citations (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4893172A (en) * 1987-01-19 1990-01-09 Hitachi, Ltd. Connecting structure for electronic part and method of manufacturing the same
US5897326A (en) * 1993-11-16 1999-04-27 Eldridge; Benjamin N. Method of exercising semiconductor devices
US5983493A (en) * 1993-11-16 1999-11-16 Formfactor, Inc. Method of temporarily, then permanently, connecting to a semiconductor device
JPH08139226A (en) 1994-11-04 1996-05-31 Sony Corp Semiconductor circuit device and method for mounting its circuit
JP2968051B2 (en) 1995-05-26 1999-10-25 フォームファクター，インコーポレイテッド Chip interconnect carrier and method for mounting a spring contact on a semiconductor device
WO1997016866A2 (en) 1995-05-26 1997-05-09 Formfactor, Inc. Chip interconnection carrier and methods of mounting spring contacts to semiconductor devices
JP2791429B2 (en) 1996-09-18 1998-08-27 工業技術院長 Room-temperature bonding of silicon wafers
JPH10173006A (en) 1996-12-09 1998-06-26 Hitachi Ltd Semiconductor device and its manufacturing method
JPH10303345A (en) 1997-04-28 1998-11-13 Shinko Electric Ind Co Ltd Packaging structure to substrate of semiconductor chip
US6307159B1 (en) 1997-11-07 2001-10-23 Nec Corporation Bump structure and method for making the same
JPH11145172A (en) 1997-11-07 1999-05-28 Nec Corp Bump structural body and forming method therefor
JPH11214447A (en) 1998-01-27 1999-08-06 Oki Electric Ind Co Ltd Mounting structure for semiconductor device and mounting method therefor
JPH11233669A (en) 1998-02-10 1999-08-27 Mitsui High Tec Inc Manufacture of semiconductor device
JP2000174165A (en) 1998-12-08 2000-06-23 Matsushita Electric Ind Co Ltd Semiconductor device and its manufacture
JP2000320148A (en) 1999-05-10 2000-11-21 Sekisui House Ltd Panel positioning jig
JP2001050980A (en) 1999-08-04 2001-02-23 Taniguchi Consulting Engineers Co Ltd Structure and manufacture of contact for electrode terminal of ic
US20010021596A1 (en) * 1999-11-09 2001-09-13 Akira Tamura Deformable contact connector supported by constant force clamping spring
JP2001156091A (en) 1999-11-30 2001-06-08 Oki Electric Ind Co Ltd Semiconductor device and method for manufacture thereof
US7127811B2 (en) * 2000-04-12 2006-10-31 Formfactor, Inc. Methods of fabricating and using shaped springs
JP2001351892A (en) 2000-06-08 2001-12-21 Tadatomo Suga Method and device for mounting
US20040000428A1 (en) * 2002-06-26 2004-01-01 Mirng-Ji Lii Socketless package to circuit board assemblies and methods of using same
US6716037B2 (en) 2002-07-23 2004-04-06 Via Technologies, Inc. Flexible electric-contact structure for IC package

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Taiwanese Office Action issued in corresponding Taiwan Patent Application, dated Dec. 27, 2006.

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070178625A1 (en) * 2006-01-31 2007-08-02 International Business Machines Corporation Composite interconnect structure using injection molded solder technique
US7786588B2 (en) * 2006-01-31 2010-08-31 International Business Machines Corporation Composite interconnect structure using injection molded solder technique
US20110017803A1 (en) * 2007-03-19 2011-01-27 Infineon Technologies Ag Method for Connecting a Component With a Substrate
US8104667B2 (en) * 2007-03-19 2012-01-31 Infineon Technologies Ag Method for connecting a component with a substrate
US8304339B2 (en) 2007-09-21 2012-11-06 Stats Chippac, Ltd. Solder bump with inner core pillar in semiconductor package
US8039960B2 (en) * 2007-09-21 2011-10-18 Stats Chippac, Ltd. Solder bump with inner core pillar in semiconductor package
US20090079094A1 (en) * 2007-09-21 2009-03-26 Stats Chippac, Ltd. Solder Bump with Inner Core Pillar in Semiconductor Package
US9177930B2 (en) 2007-09-21 2015-11-03 Stats Chippac, Ltd. Solder bump with inner core pillar in semiconductor package
US20100252311A1 (en) * 2009-04-01 2010-10-07 Advanced Interconnections Corp. Terminal assembly with regions of differing solderability
US8119926B2 (en) 2009-04-01 2012-02-21 Advanced Interconnections Corp. Terminal assembly with regions of differing solderability
US8969734B2 (en) 2009-04-01 2015-03-03 Advanced Interconnections Corp. Terminal assembly with regions of differing solderability
US20140120734A1 (en) * 2011-03-11 2014-05-01 Fujifilm Electronic Materials U.S.A., Inc. Novel Etching Composition
US8889025B2 (en) * 2011-03-11 2014-11-18 Fujifilm Electronic Materials U.S.A., Inc. Etching composition
US9200372B2 (en) 2011-10-21 2015-12-01 Fujifilm Electronic Materials U.S.A., Inc. Passivation composition and process
US20140147192A1 (en) * 2012-04-26 2014-05-29 California Institute Of Technology Silicon alignment pins: an easy way to realize a wafer-to-wafer alignment
US9512863B2 (en) * 2012-04-26 2016-12-06 California Institute Of Technology Silicon alignment pins: an easy way to realize a wafer-to-wafer alignment
US10037957B2 (en) 2016-11-14 2018-07-31 Amkor Technology, Inc. Semiconductor device and method of manufacturing thereof

Also Published As

Publication number Publication date
US7776735B2 (en) 2010-08-17
CN1744306A (en) 2006-03-08
KR100821574B1 (en) 2008-04-15
US20060043552A1 (en) 2006-03-02
TW200616128A (en) 2006-05-16
TWI297185B (en) 2008-05-21
KR20060050794A (en) 2006-05-19
US20080254610A1 (en) 2008-10-16
JP4050732B2 (en) 2008-02-20
CN100437995C (en) 2008-11-26
JP2006066809A (en) 2006-03-09
KR20070008473A (en) 2007-01-17

Similar Documents

Publication Publication Date Title
US7268430B2 (en) Semiconductor device and process for manufacturing the same
JP3891838B2 (en) Semiconductor device and manufacturing method thereof
US20150132865A1 (en) Method for forming bumps, semiconductor device and method for manufacturing same, substrate processing apparatus, and semiconductor manufacturing apparatus
US7547850B2 (en) Semiconductor device assemblies with compliant spring contact structures
JP4785937B2 (en) Manufacturing method of semiconductor device
US7445960B2 (en) Adhesion by plasma conditioning of semiconductor chip
EP1445995B1 (en) Method of mounting an electronic component on a circuit board and system for carrying out the method
US9142532B2 (en) Chip-on-wafer bonding method and bonding device, and structure comprising chip and wafer
US10903153B2 (en) Thinned die stack
US20030214007A1 (en) Wafer-level package with bump and method for manufacturing the same
US9418961B2 (en) Apparatus and method of substrate to substrate bonding for three dimensional (3D) IC interconnects
JP2009200274A (en) Integrated semiconductor apparatus
JP2001135663A (en) Semiconductor device and its manufacturing method
JP4095049B2 (en) High reliability semiconductor device using electrode hermetic sealing
KR100723532B1 (en) Mold for forming conductive bump, method of fabricating the same mold, and method of forming bump on wafer using the same mold
EP0951063B1 (en) Process for producing a semiconductor device
US20070085180A1 (en) Image sensor mounted by mass reflow
US20040259290A1 (en) Method for improving the mechanical properties of BOC module arrangements
US11527420B2 (en) Micro-fabricated, stress-engineered members formed on passivation layer of integrated circuit
JPH10224029A (en) Production of bump

Legal Events

Date Code Title Description
AS Assignment

Owner name: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:016942/0915

Effective date: 20050819

Owner name: FUJITSU LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:016942/0915

Effective date: 20050819

Owner name: RENESAS TECHNOLOGY CORP., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:016942/0915

Effective date: 20050819

Owner name: SHARP KABUSHIKI KAISHA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:016942/0915

Effective date: 20050819

Owner name: ROHM CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:016942/0915

Effective date: 20050819

Owner name: SUGA, TADATOMO, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:016942/0915

Effective date: 20050819

Owner name: OKI ELECTRIC INDUSTRY CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:016942/0915

Effective date: 20050819

Owner name: NEC CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:016942/0915

Effective date: 20050819

Owner name: SONY CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:016942/0915

Effective date: 20050819

Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:016942/0915

Effective date: 20050819

Owner name: SANYO ELECTRIC CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:016942/0915

Effective date: 20050819

AS Assignment

Owner name: SUGA, TADATOMO, JAPAN

Free format text: RECORD TO CORRECT THE RECEIVIG PARTY (11) PREVIOUSLY RECORDE AT REEL 016942 FRAME 0915;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:018853/0460

Effective date: 20050819

Owner name: ROHM CO., LTD., JAPAN

Free format text: RECORD TO CORRECT THE RECEIVIG PARTY (11) PREVIOUSLY RECORDE AT REEL 016942 FRAME 0915;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:018853/0460

Effective date: 20050819

Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN

Free format text: RECORD TO CORRECT THE RECEIVIG PARTY (11) PREVIOUSLY RECORDE AT REEL 016942 FRAME 0915;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:018853/0460

Effective date: 20050819

Owner name: SANYO ELECTRIC CO., LTD., JAPAN

Free format text: RECORD TO CORRECT THE RECEIVIG PARTY (11) PREVIOUSLY RECORDE AT REEL 016942 FRAME 0915;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:018853/0460

Effective date: 20050819

Owner name: RENESAS TECHNOLOGY CORP., JAPAN

Free format text: RECORD TO CORRECT THE RECEIVIG PARTY (11) PREVIOUSLY RECORDE AT REEL 016942 FRAME 0915;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:018853/0460

Effective date: 20050819

Owner name: SONY CORPORATION, JAPAN

Free format text: RECORD TO CORRECT THE RECEIVIG PARTY (11) PREVIOUSLY RECORDE AT REEL 016942 FRAME 0915;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:018853/0460

Effective date: 20050819

Owner name: NEC CORPORATION, JAPAN

Free format text: RECORD TO CORRECT THE RECEIVIG PARTY (11) PREVIOUSLY RECORDE AT REEL 016942 FRAME 0915;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:018853/0460

Effective date: 20050819

Owner name: SHARP KABUSHIKI KAISHA, JAPAN

Free format text: RECORD TO CORRECT THE RECEIVIG PARTY (11) PREVIOUSLY RECORDE AT REEL 016942 FRAME 0915;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:018853/0460

Effective date: 20050819

Owner name: FUJITSU LIMITED, JAPAN

Free format text: RECORD TO CORRECT THE RECEIVIG PARTY (11) PREVIOUSLY RECORDE AT REEL 016942 FRAME 0915;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:018853/0460

Effective date: 20050819

Owner name: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD., JAPAN

Free format text: RECORD TO CORRECT THE RECEIVIG PARTY (11) PREVIOUSLY RECORDE AT REEL 016942 FRAME 0915;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:018853/0460

Effective date: 20050819

Owner name: OKI ELECTRIC INDUSTRY CO., LTD., JAPAN

Free format text: RECORD TO CORRECT THE RECEIVIG PARTY (11) PREVIOUSLY RECORDE AT REEL 016942 FRAME 0915;ASSIGNORS:SUGA, TADATOMO;ITOH, TOSHIHIRO;REEL/FRAME:018853/0460

Effective date: 20050819

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
AS Assignment

Owner name: PANASONIC CORPORATION, JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.;REEL/FRAME:021894/0631

Effective date: 20081001

AS Assignment

Owner name: OKI SEMICONDUCTOR CO., LTD., JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:OKI ELECTRIC INDUSTRY CO., LTD.;REEL/FRAME:022092/0903

Effective date: 20081001

Owner name: OKI SEMICONDUCTOR CO., LTD.,JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:OKI ELECTRIC INDUSTRY CO., LTD.;REEL/FRAME:022092/0903

Effective date: 20081001

AS Assignment

Owner name: FUJITSU MICROELECTRONICS LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:022248/0521

Effective date: 20090123

Owner name: FUJITSU MICROELECTRONICS LIMITED,JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:022248/0521

Effective date: 20090123

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:RENESAS TECHNOLOGY CORP.;REEL/FRAME:024982/0558

Effective date: 20100401

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:027327/0143

Effective date: 20100401

AS Assignment

Owner name: LAPIS SEMICONDUCTOR CO., LTD., JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:OKI SEMICONDUCTOR CO., LTD;REEL/FRAME:032495/0483

Effective date: 20111003

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN

Free format text: CHANGE OF ADDRESS;ASSIGNOR:RENESAS ELECTRONICS CORPORATION;REEL/FRAME:044928/0001

Effective date: 20150806

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12