US7253044B2 - Manufacturing method for semiconductor device - Google Patents

Manufacturing method for semiconductor device Download PDF

Info

Publication number
US7253044B2
US7253044B2 US11/524,958 US52495806A US7253044B2 US 7253044 B2 US7253044 B2 US 7253044B2 US 52495806 A US52495806 A US 52495806A US 7253044 B2 US7253044 B2 US 7253044B2
Authority
US
United States
Prior art keywords
conductive layer
etching
mask pattern
laminate
titanium
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US11/524,958
Other versions
US20070015321A1 (en
Inventor
Shigeharu Monoe
Takashi Yokoshima
Shinya Sasagawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to US11/524,958 priority Critical patent/US7253044B2/en
Publication of US20070015321A1 publication Critical patent/US20070015321A1/en
Application granted granted Critical
Publication of US7253044B2 publication Critical patent/US7253044B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • H01L29/6675Amorphous silicon or polysilicon transistors
    • H01L29/66757Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H01L21/32136Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32139Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42384Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H01L29/78621Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H01L29/78621Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
    • H01L2029/7863Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile with an LDD consisting of more than one lightly doped zone or having a non-homogeneous dopant distribution, e.g. graded LDD

Definitions

  • the present invention relates to a method of manufacturing an insulated gate field-effect transistor.
  • the present invention relates to a method of manufacturing a semiconductor device, which can be applied to a thin film transistor (TFT) with a gate overlapping structure.
  • TFT thin film transistor
  • a liquid crystal display device integrated with a driving circuit has been realized with a TFT in which a polycrystalline silicon film is used as an active layer.
  • OFF-leak current junction leak current
  • the phenomenon is pointed out as a problem that high electric field is generated in the vicinity of the drain region, then, a generated hot carrier is trapped by a gate insulating film on the LDD region, and then, device characteristics such as threshold voltage are greatly fluctuated and lowered.
  • a TFT in which a gate electrode is overlapped with an LDD region is disclosed (for example, refer to Japanese Patent Laid-Open No. 2000-294787).
  • the TFT with the gate overlapped LDD structure has higher current driving ability compared to a TFT with a normal LDD structure, and effectively eases the high electric field in the vicinity of the drain region to suppress the deterioration due to hot carriers.
  • a method for manufacturing a TFT with a gate overlapping LDD structure in a self-aligning manner the technique is disclosed that a conductive layer that has at least two layer laminated is subjected to exposure once and etching plural times to make the upper layer and the lower layer have different sizes, and then, ion doping is conducted with utilizing the differences in size and thickness to form an LDD region overlapped with a gate electrode in self-aligning manner (for example, refer to Japanese Patent Laid-Open No. 2002-14337).
  • a length of the LDD (a length with respect to the channel length) is optimized in accordance with a driving voltage of the TFT in order to maximally show the function of the LDD overlapped with the gate electrode as measures against the deterioration due to hot carriers. Namely, there is an optimum length for effectively easing the high electric field in the vicinity of the drain region.
  • Patent Document 2 has two steps; the first step of etching a conductive layer that has two laminated layers into a tapered shape and the second step of selectively subjecting only the upper layer of the conductive layer in the tapered shape to anisotropic etching, and is characterized in that a taper angle is controlled to enable controlling the length of the LDD.
  • the gate electrode For not only the gate electrode but also an edge portion or a sidewall portion of a film, it makes an etching process into a tapered-shape in accordance with a mask pattern possible that dry etching is used to etch the object to be processed while recessing a width of the mask pattern at the same time.
  • dry etching is used to etch the object to be processed while recessing a width of the mask pattern at the same time.
  • the selection of a kind of gas for etching, the regulation of bias voltage, and the selective ratio of the film to a material of the mask pattern are important matters.
  • the TFT In order to drive a TFT with a channel length on the order of 10 ⁇ m at 10 to 20 V, the TFT needs to have an LDD with a length (a length of a portion overlapping with a gate electrode) at least 1 ⁇ m (preferably, at least 1.5 ⁇ m). In this case, it is necessary to form a taper angle of approximately 20° with respect to a titanium film with 0.5 ⁇ m in thickness according to the above-mentioned conventional technique. However, since titanium is hard to be subjected to taper processing, such small taper angle cannot be formed by dry etching.
  • the present invention uses inexpensive titanium instead of expensive tungsten, and a gate electrode comprises a laminate that has a first conductive layer comprising tantalum nitride and a second conductive layer comprising titanium or one of an alloy and a compound including titanium as its main component.
  • a gate electrode comprises a laminate that has a first conductive layer comprising tantalum nitride and a second conductive layer comprising titanium or one of an alloy and a compound including titanium as its main component.
  • titanium nitride is further laminated on the second conductive layer as a third conductive layer.
  • the applicant has considered the length of an LDD overlapping with a gate electrode (hereinafter, referred to as Lov for the sake of convenience), which is necessary for controlling deterioration due to hot carriers, as follows.
  • the time until decrease of the maximum field-effect mobility by 10% is defined as lifetime in the case where the Lov is a predetermined value to degradation of a TFT, and the voltage at which the lifetime becomes ten years is derived as ten-year guaranteed voltage from a linear relationship obtained by plotting the reciprocal of a drain voltage on a semilogarithmic graph, as shown in FIG. 9 .
  • the ten-year guaranteed voltage of a TFT with a Lov of 1.0 ⁇ m is 16 V.
  • a high-voltage power source often has 16V in a liquid crystal panel, and it is required to obtain guaranteed voltage of 19.2 V or more, which has a margin of twenty percent.
  • FIG. 10 is a graph in which thus obtained value of the estimated guaranteed voltage is plotted in the case where Lov has each of 0.5 ⁇ m, 0.78 ⁇ m, 1.0 ⁇ m, 1.5 ⁇ m, and 1.7 ⁇ m.
  • FIG. 10 also shows a value of drain voltage as twenty-hour guaranteed voltage, at which the time until change in ON-state current of the TFT by 10% is 20 hours in a bias stress test.
  • the present invention provides a method for manufacturing a semiconductor device, which forms an LDD overlapping with a gate electrode in self-aligning manner, wherein a gate electrode is formed of a laminate that has a plurality of conductive layers, which is made into a shape in which a width of a lower first conductive layer is longer in the direction of a channel length than that of a second conductive layer, and the gate electrode is used as a mask during ion doping for forming the LDD.
  • the present invention is characterized in that dry etching is performed under the condition that a mask pattern for forming the gate electrode is highly recessed to obtain an optimum shape, in order to make the LDD overlapping with the gate electrode, that is, Lov 1 ⁇ m or more, and preferably, 1.5 ⁇ m or more.
  • a laminated structure comprising a lower first conductive layer and an upper second conductive layer is formed over a semiconductor layer with a gate insulating film interposed therebetween, a mask pattern is formed on the laminated structure, a condition that an etching rate of the mask pattern is fast is used and the second conductive layer and the first conductive layer are etched to form a first conductive layer pattern that has a tapered edge, and the second conductive layer in the first conductive layer pattern is selectively etched in accordance with the mask pattern left on the first conductive layer pattern to form a second conductive layer pattern in which a width of the first conductive layer in the direction of a channel length is different from that of the second conductive layer and is longer.
  • the second conductive layer in the second conductive layer pattern is used as a mask for shielding ions accelerated by an electric field, it becomes possible to form a lightly doped drain region in a region of the semiconductor film overlapping with the first conductive layer in the second conductive layer pattern.
  • the lightly doped drain region can be formed in a self-aligning manner.
  • the second conductive layer pattern can be used as a gate electrode.
  • an appropriate combination of the first and second conductive layers is that the first conductive layer is tantalum nitride and the second conductive layer is titanium or one of an alloy and a compound including titanium as its main component.
  • plasma to which sulfur hexafluoride (SF 6 ) is added is appropriate for recessing an edge of the mask pattern on the second conductive layer.
  • first, second, and third conductive layers are sequentially laminated over a semiconductor layer with a gate insulating film interposed therebetween to form a laminated structure, a mask pattern is formed on the laminated structure, a condition that an etching rate of the mask pattern is fast is used and the first to third conductive layers are etched to form a first conductive layer pattern that has a tapered edge, and the third conductive layer and second conductive layer in the first conductive layer pattern are selectively etched in accordance with the mask pattern left on the first conductive layer pattern to form a second conductive layer pattern in which a width of the first conductive layer in the direction of a channel length is different from those of the second and third conductive layers and is longer.
  • the third conductive layer and the second conductive layer in the second conductive layer pattern are used as a mask for shielding ions accelerated by an electric field, it becomes possible to form a lightly doped drain region in a region of the semiconductor film overlapping with the first conductive layer in the second conductive layer pattern.
  • the lightly doped drain region can be formed in a self-aligning manner.
  • the second conductive layer pattern can be used as a gate electrode.
  • an appropriate combination of the first to third conductive layers is that the first conductive layer is tantalum nitride, the second conductive layer is titanium or one of an alloy and a compound including titanium as its main component, and the third conductive layer is titanium nitride.
  • plasma to which sulfur hexafluoride (SF 6 ) is added is appropriate for recessing an edge of the mask pattern on the third conductive layer.
  • a gate electrode of a laminated structure comprising a plurality of conductive layers to have a shape in which a width of a first conductive layer in the direction of a channel length is longer than that of a second conductive layer
  • a hat-shaped structure in which a projecting length of the first conductive layer is 1 ⁇ m or more when an edge of a mask pattern is more recessed at a taper etching process.
  • the use of the gate electrode as a mask during ion doping allows the length of an LDD region overlapping with the gate electrode to be 1 ⁇ m or more and to increase the lifetime against degradation due to hot carriers.
  • FIG. 1 shows sectional views for describing a process for making a semiconductor device according to the present invention
  • FIG. 2 shows sectional views for describing a process for making the semiconductor device according to the present invention
  • FIG. 3 shows diagrams for describing an effect of removing a reaction by-product by taper etching
  • FIG. 4 shows diagrams for describing an effect of a reaction by-product in the case where the taper etching is not performed
  • FIG. 5 is a diagram for describing a configuration of an ICP etching device
  • FIG. 6 is a diagram for describing the relation between a recess width d of a second conductive layer and a length of Lov of a gate overlapping TFT;
  • FIG. 7 is an SEM image showing a shape of a conductive layer pattern subjected to an etching process
  • FIG. 8 is an SEM image showing a shape of a conductive layer pattern subjected to an etching process
  • FIG. 9 is a characteristic diagram for estimating a lifetime of a TFT in accordance with a bias stress test and a graph showing a dependency on Lov;
  • FIG. 10 is a graph showing a dependency of an estimated guaranteed voltage (10% deterioration of ON-state current) on a length of Lov;
  • FIG. 11 is a top view showing active-matrix type pixels of a semiconductor device according to the present invention.
  • FIG. 12 is a diagram showing an example of a semiconductor device.
  • a process will be described, in which a gate electrode comprising a laminate that has a first conductive film comprising tantalum nitride and a second conductive layer comprising titanium or one of an alloy and a compound including titanium as its main component is used as a mask during ion doping to form Lov in a self-aligning manner and make the length (Lov) 1 ⁇ m or more. More specifically, an mode will be described, in which etching is performed under the condition that a mask pattern is highly recessed in forming a first conductive layer pattern, and the second conductive layer in the first conductive layer pattern is selectively etched to form a second conductive layer pattern in accordance with the mask pattern thereon.
  • a first insulating film (base film) 101 , a semiconductor layer 102 , and a second insulating film (gate insulating film) 103 are formed on a glass substrate 100 , and a first conductive layer 104 and a second conductive layer 105 are formed thereon.
  • a mask pattern 106 is formed with the use of a photoresist according to photolithographic processing.
  • a metal that has a high melting point such as tungsten (W), chromium (Cr), tantalum (Ta), tantalum nitride (TaN), or molybdenum (Mo) is formed to be a thickness from 30 to 50 nm
  • the second conductive layer is formed of titanium or one of an alloy or a compound including titanium as its main component to be a thickness from 300 to 600 nm.
  • the second conductive layer 105 is etched by dry etching.
  • etching gas gas of CF 4 , SF 6 , Cl 2 , and O 2 is used.
  • a dry etching system that uses a high-density plasma source such as ECR (Electron Cyclotron Resonance) or ICP (Inductively Coupled Plasma) is used.
  • ECR Electro Cyclotron Resonance
  • ICP Inductively Coupled Plasma
  • the mask pattern 106 formed of resist is sputtered by ions accelerated by an electric field, and a reaction by-product adheres to the sidewall of the workpiece.
  • This is also called a sidewall protective film, and the reason why the second conductive layer including titanium as its main component is tapered in the process at this stage is to remove the sidewall protective film. Namely, since the reaction by-product is hardly deposited on the sidewall when anisotropic etching is thereafter performed to a tapered second conductive layer 105 ′ as shown in FIG. 3(A) , it is possible to perform the etching process without eliminating residue to form a pattern 105 ′′ as shown in FIG. 3(B) .
  • the etching gas is changed to CF 4 and Cl 2 to etch tantalum nitride that is the first conductive layer.
  • a first conductive layer pattern 107 comprising first conductive layer 104 ′ and second conductive layer 105 ′ is formed on the second insulating film 103 , as shown in FIG. 1(C) .
  • the angle made by the tapered shape at the edge and a surface of the substrate 100 is made 10 to 30 degrees. Although the angle is determined depending mainly on the relations with the film thickness of the second conductive layer, the length occupied by the tapered portion is made about 0.5 to 1.5 ⁇ m.
  • the second conductive layer 105 ′ is selectively etched in accordance with a mask pattern 106 ′.
  • the bias voltage to be applied to the substrate side is lowered to thereby leave the first conductive layer 104 ′.
  • the edge of the second conductive layer 105 ′ is recessed inward from the first conductive layer 104 ′, and the length of Lov is determined depending on the recess amount, as will be described later.
  • a second conductive layer pattern 108 comprising the first conductive layer 104 ′ and a second conductive layer 105 ′′ is formed, which becomes a gate electrode at a portion intersecting with the semiconductor layer 102 ( FIG. 1(D) ).
  • FIG. 2(A) shows a doping process for forming an LDD that overlaps with the gate electrode, wherein an ion of the impurity with the one conductivity type is made to pass through the first conductive layer 104 ′ and added to the semiconductor layer 102 positioned in the lower layer portion to form an one conductivity type impurity region 109 with a first concentration.
  • an acceleration voltage of 50 kV or more is required depending on the film thicknesses of the second insulating film and the first conductive layer.
  • the concentration of the impurity in the impurity region of the one conductivity type impurity region 109 with the first concentration is set from 1 ⁇ 10 16 to 5 ⁇ 10 18 /cm 3 (peak value) on the premise of the LDD.
  • the second conductive layer pattern 108 is used as a mask for shielding ions and an one conductivity type impurity region 110 with a second concentration is formed outside the one conductivity type impurity region 109 with the first concentration.
  • the acceleration voltage is set at 30 kV or less.
  • the concentration of the impurity in the one conductivity type impurity region 110 with the second concentration is set at 1 ⁇ 10 19 to 5 ⁇ 10 21 /cm 3 (peak value).
  • a third insulating film 111 comprising silicon nitride, a fourth insulating film 112 comprising an organic compound material with a low-dielectric constant, and a wiring 113 are formed.
  • an LDD overlapping with a gate electrode in a self-aligning manner and to form a TFT with the length (Lov) of 1 ⁇ m or more with the use of the gate electrode as a mask during ion doping.
  • the length of the LDD region overlapping with the gate electrode is 1 ⁇ m or more to enable increasing the lifetime of the TFT against degradation due to hot carriers.
  • the first insulating layer 101 is formed of a silicon oxynitride film of 150 nm in thickness on the aluminosilicate-glass substrate with plasma CVD.
  • the semiconductor layer 102 is formed of a crystalline silicon film for which an amorphous silicon film of 50 nm in thickness is crystallized by laser annealing so as to be isolated and separated into the shape of an island.
  • As the second insulating film 103 a silicon oxynitride film of 115 nm in thickness is formed by plasma CVD with the use of SiH 4 and N 2 O as source gas.
  • the first conductive layer 104 formed of tantalum nitride (TaN) is made 30 nm in thickness and the second conductive layer 105 formed of titanium is formed to be a thickness of 370 nm.
  • the mask pattern 106 is formed of a positive photoresist to be a thickness of 1.5 ⁇ m. Although the width of the mask pattern may be set appropriately, photolithographic processing is performed with mask patterns with 4.5 ⁇ m and 10 ⁇ m in the present embodiment ( FIG. 1(A) ).
  • FIG. 5 shows the configuration of the ICP etching system.
  • a reaction chamber 801 is connected to a gas supply means 803 for etching and an exhaust means 804 for maintaining reduced pressure in the reaction chamber 801 .
  • a plasma generation means comprises a spiral coil 802 for inductively coupling to the reaction chamber 801 through a quartz plate and a high-frequency (13.56 MHz) power supply means 805 .
  • the application of bias voltage to the substrate side is conducted by a high-frequency (13.56 MHz) power supply means 806 to generate self-bias to a stage with the substrate thereon.
  • the kind of etching gas to be supplied, high-frequency power supplied from each of the high-frequency (13.56 MHz) power supply means 806 and 807 , and etching pressure are main parameters.
  • etching gas is added as etching gas in addition to CF 4 , Cl 2 , and O 2 .
  • the etching pressure is set at 1.3 Pa, and each of 800 W of power for generating plasma and 300 W of power for biasing the substrate is supplied.
  • the etching gas is changed to CF 4 and Cl 2 to etch tantalum nitride that is the first conductive layer.
  • the etching condition in this case, each of 1.3 Pa of etching pressure and 500 W of power for generating plasma and 10 W of power for biasing the substrate is supplied. In this way, the first conductive layer pattern 107 can be formed.
  • anisotropic etching is performed with the use of BCl 3 , Cl 2 , and O 2 as etching gas to process mainly the second conductive layer 105 ′.
  • the etching pressure is set at 1.9 Pa, and each of 500 W of power for generating plasma and 3 W of power for biasing the substrate is supplied.
  • the edge of the second conductive layer 105 ′ is recessed inward from the edge of the first conductive layer 104 ′.
  • the second conductive layer pattern 108 is formed, which becomes a gate electrode at a portion intersecting with the semiconductor layer 102 .
  • the recess width from the edge of the first conductive layer 104 ′ can be made 1 ⁇ m or more. As shown in FIG. 6 , the recess width d becomes a length that determines the length of Lov.
  • Table 1 is a table comparing recess width d with or without the above-mentioned treatment of adding SF 6 in a similar process to the present embodiment.
  • the recess width of 1.351 ⁇ m can be obtained in the case with the treatment of adding SF 6 , while the recess width is as small as 0.963 ⁇ m in the case without the treatment of adding SF 6 .
  • Table 2 shows etching characteristics with respect to respective conditions.
  • a selective ratio (P. R/Ti) of P.R (Resist) to Ti should be increased.
  • the amount of O 2 is increased generally, Ti is oxidized to cause etch stop in the case of Ti.
  • the selective ratio (P. R/Ti) of P.R to Ti can take 8.11, and also, the P. R and the Ti both can take large etch rates. This means that the selective ratio (P. R/Ti) can be gained when SF 6 is added.
  • FIGS. 7 and 8 are images through scanning electron microscopy (SEM), showing typical processed shapes respectively in the case with the treatment of adding SF 6 and the case without the treatment of adding SF 6 , which each shows a state in which a tantalum nitride layer and a titanium layer are laminated from the bottom layer.
  • SEM scanning electron microscopy
  • the one conductivity type impurity region 109 with the first concentration for forming the LDD is doped with phosphorous or boron at a concentration from 1 ⁇ 10 16 to 5 ⁇ 10 18 /cm 3 (peak value) under an acceleration voltage of 50 kV by ion doping. ( FIG. 2(A) )
  • the second conductive layer pattern 108 is used as a mask for shielding ions and the one conductivity type impurity region 110 with the second concentration is formed outside the one conductivity type impurity region 109 with the first concentration, in this case, at the acceleration voltage of 10 kV and the concentration of phosphorous or boron at 1 ⁇ 10 19 to 5 ⁇ 10 21 /cm 3 (peak value).
  • FIG. 2(B) the acceleration voltage of 10 kV and the concentration of phosphorous or boron at 1 ⁇ 10 19 to 5 ⁇ 10 21 /cm 3 (peak value).
  • silicon oxynitride 111 containing hydrogen is formed with plasma CVD to be a thickness of 100 nm, and photosensitive or non-photosensitive acrylic or polyimide resin is formed to be a thickness of 1 ⁇ m, thereby forming the fourth insulating film 112 . Furthermore, the wiring 113 is formed according to need.
  • the LDD overlapping with the gate electrode can be formed in a self-aligning manner, and also, the TFT with the length (Lov) of 1 ⁇ m or more can be formed.
  • the present invention can apply to semiconductor devices in which various display screens are provided.
  • FIG. 12 is a structural example of a semiconductor device that has a display panel 901 mounted in a casing 900 , which is applicable to television receivers and monitor systems of computers.
  • a casing 900 an electronic circuit board 902 and a speaker 903 for sound reproduction are loaded, wherein the electronic circuit board 902 incorporates an amplifier and a high-frequency circuit formed of a semiconductor integrated circuit, and a semiconductor memory or a magnetic memory such as a hard disk as a memory function to fulfill a function of displaying an image.
  • a display panel 901 can be comprising a driver-integrated type in which an active matrix pixel circuit 904 in which gate overlapping TFTs according to the present invention are used to arrange the TFT in a matrix shape, a scanning line driving circuit 905 , and a data line driving circuit 906 are formed integrally.
  • FIG. 11 is a diagram showing a principal structure of the active matrix pixel circuit 904 .
  • a gate electrode 302 intersecting with a semiconductor layer 301 and a data signal line 303 are formed of the same layer, that is, which is formed of a laminate including at least a conductive layer including titanium as its main component, and an etching process for forming the gate electrode or the wiring pattern is performed according to Embodiment 1. In this manner, it is possible to form a gate overlapping TFT that has Lov with a length of 1 ⁇ m or more at low cost.
  • a gate signal line 304 is formed in the above thereof with an interlayer insulating film interposed therebetween and has a structure in contact with the gate electrode 302 through a contact hole.
  • this wiring can be formed of titanium and aluminum. It is also possible to form a wiring 305 that connects the data signal line 303 and the semiconductor layer 301 of the same layer as the gate signal line 304 .
  • a pixel electrode 306 is formed with the use of ITO (indium tin oxide) that is a compound of indium oxide and titanium oxide. The details of such pixels are disclosed in Japanese Patent Laid-Open 2001-313397.
  • the invention is not limited to the present embodiment and can be applied to various semiconductor devices. It is possible to be applied to various fields, for example, in addition to navigation systems, sound reproducing systems (such as car audio systems and component audio systems), notebook-sized personal computers, game machines, personal digital assistants (such as mobile computers, cellular phones, portable game machines, and electronic books), electrical home appliances such as refrigerators, washing machines, rice cookers, fixed telephones, vacuum cleaners, and clinical thermometers, railroad wall banners, and information displays such as arrival and departure guide plates in railroad stations and airports.
  • navigation systems such as car audio systems and component audio systems
  • sound reproducing systems such as car audio systems and component audio systems
  • notebook-sized personal computers such as car audio systems and component audio systems
  • game machines such as portable computers, portable game machines, and electronic books
  • electrical home appliances such as refrigerators, washing machines, rice cookers, fixed telephones, vacuum cleaners, and clinical thermometers, railroad wall banners, and information displays such as arrival and departure guide plates in railroad stations and airports.
  • a gate electrode of a laminate comprising a plurality of conductive layers in the process of forming a gate electrode of a laminate comprising a plurality of conductive layers to have a shape in which the width of a first conductive layer in the direction of a channel length is longer than that of a second conductive layer, it is possible to form a hat shaped structure in which the first conductive layer has a length of 1 ⁇ m or more in the direction of the channel length when a mask pattern is formed on the laminate comprising the first conductive film comprising tantalum nitride and the second conductive layer comprising titanium and an etching process is performed for forming a first conductive layer pattern comprising a long taper portion while increasing a recess amount of the mask pattern with the use of plasma in which SF 6 is added to CF 4 , Cl 2 , and O 2 .
  • the use of the gate electrode as a mask during ion doping allows the length of an LDD region overlapping with the gate electrode to be 1 ⁇ m
  • an LDD overlapping with a gate electrode in a self-aligning manner and to form a TFT with the length (Lov) of 1 ⁇ m or more with the use of the gate electrode as a mask during ion doping.
  • the length of the LDD region overlapping with the gate electrode is 1 ⁇ m or more to enable increasing the lifetime of the TFT against degradation due to hot carriers.

Abstract

With respect to the selective ratio in the etching process, it is an object to give design freedom in size of an LDD overlapped with a gate electrode, which is formed in a self-aligning manner, by performing an etching process under an etching condition that has a high selective ratio between a mask pattern and metal such as titanium in forming a first conductive layer pattern. A laminated structure comprising a lower first conductive layer and an upper second conductive layer is formed over a semiconductor layer with a gate insulating film interposed therebetween, a mask pattern is formed on the laminated structure, a condition that an etching rate of the mask pattern is fast is used and the second conductive layer and the first conductive layer are etched to form a tapered first conductive layer pattern, and the second conductive layer in the first conductive layer pattern is selectively etched in accordance with the left mask pattern to form a second conductive layer pattern in which a width of the first conductive layer is longer than that of the second conductive layer.

Description

BACKGROUND OF THE INVENTION
1. Technical Field of the Invention
The present invention relates to a method of manufacturing an insulated gate field-effect transistor. In particular, the present invention relates to a method of manufacturing a semiconductor device, which can be applied to a thin film transistor (TFT) with a gate overlapping structure.
2. Description of the Related Art
In a display device using a liquid crystal, a part with a large-screen over 20 inches, which is typified in a liquid crystal display TV, has been put to practical use. In recent years, a liquid crystal display device integrated with a driving circuit has been realized with a TFT in which a polycrystalline silicon film is used as an active layer.
However, a defect is pointed out that a TFT using a polycrystalline silicon film has a low withstanding pressure in drain junction to increase junction leak current (hereinafter, OFF-leak current). It is known that it is effective to form a lightly doped drain (LDD: Lightly Doped Drain) structure as measures for the defect.
The phenomenon is pointed out as a problem that high electric field is generated in the vicinity of the drain region, then, a generated hot carrier is trapped by a gate insulating film on the LDD region, and then, device characteristics such as threshold voltage are greatly fluctuated and lowered. In order to prevent the deterioration due to hot carriers, a TFT in which a gate electrode is overlapped with an LDD region is disclosed (for example, refer to Japanese Patent Laid-Open No. 2000-294787). The TFT with the gate overlapped LDD structure has higher current driving ability compared to a TFT with a normal LDD structure, and effectively eases the high electric field in the vicinity of the drain region to suppress the deterioration due to hot carriers.
However, in the case of the TFT with the gate overlapped LDD structure disclosed in the above-mentioned publication, after an impurity region for forming an LDD region is formed in a semiconductor layer, a gate electrode is overlapped with the LDD region. Accordingly, the portion overlapping with the gate electrode cannot be accurately formed along with the miniaturization of design rule.
On the other hand, as a method for manufacturing a TFT with a gate overlapping LDD structure in a self-aligning manner, the technique is disclosed that a conductive layer that has at least two layer laminated is subjected to exposure once and etching plural times to make the upper layer and the lower layer have different sizes, and then, ion doping is conducted with utilizing the differences in size and thickness to form an LDD region overlapped with a gate electrode in self-aligning manner (for example, refer to Japanese Patent Laid-Open No. 2002-14337).
Of course, it is necessary that a length of the LDD (a length with respect to the channel length) is optimized in accordance with a driving voltage of the TFT in order to maximally show the function of the LDD overlapped with the gate electrode as measures against the deterioration due to hot carriers. Namely, there is an optimum length for effectively easing the high electric field in the vicinity of the drain region.
The technique disclosed in the above-mentioned Patent Document 2 has two steps; the first step of etching a conductive layer that has two laminated layers into a tapered shape and the second step of selectively subjecting only the upper layer of the conductive layer in the tapered shape to anisotropic etching, and is characterized in that a taper angle is controlled to enable controlling the length of the LDD.
3. Problem Solved by the Invention
For not only the gate electrode but also an edge portion or a sidewall portion of a film, it makes an etching process into a tapered-shape in accordance with a mask pattern possible that dry etching is used to etch the object to be processed while recessing a width of the mask pattern at the same time. For that purpose, the selection of a kind of gas for etching, the regulation of bias voltage, and the selective ratio of the film to a material of the mask pattern are important matters.
In the conventional technique using a gate electrode that has a laminated structure of at least two layers, it is necessary that a taper angle (an angle with a surface) of an edge be decreased in the stage of processing the gate electrode in order to control a length of the LDD. For that purpose, the mask pattern needs to be largely recessed. It is necessary to make the film thickness thicker to leave a margin since etching is performed to recess the mask pattern, which results in a problem that a microscopic mask pattern cannot be formed.
With respect to an issue concerning the selective ratio in the etching process, the relationship between etching gas and a material of the object to be processed needs to be considered.
In order to drive a TFT with a channel length on the order of 10 μm at 10 to 20 V, the TFT needs to have an LDD with a length (a length of a portion overlapping with a gate electrode) at least 1 μm (preferably, at least 1.5 μm). In this case, it is necessary to form a taper angle of approximately 20° with respect to a titanium film with 0.5 μm in thickness according to the above-mentioned conventional technique. However, since titanium is hard to be subjected to taper processing, such small taper angle cannot be formed by dry etching.
The present invention uses inexpensive titanium instead of expensive tungsten, and a gate electrode comprises a laminate that has a first conductive layer comprising tantalum nitride and a second conductive layer comprising titanium or one of an alloy and a compound including titanium as its main component. Alternatively, there is a case where titanium nitride is further laminated on the second conductive layer as a third conductive layer.
With respect to the selective ratio in the etching process, it is an object of the present invention to provide a technique for giving design freedom in size of an LDD overlapped with a gate electrode, which is formed in a self-aligning manner, and in particular, for manufacturing with a TFT that have excellent resistance to hot carriers with high repeatability by performing an etching process under an etching condition that has a high selective ratio between a mask pattern and one of titanium, an alloy including titanium as its main component, a compound including titanium as its main component, and titanium nitride (mask pattern/conductive layer) in forming a first conductive layer pattern.
SUMMARY OF THE INVENTION
The applicant has considered the length of an LDD overlapping with a gate electrode (hereinafter, referred to as Lov for the sake of convenience), which is necessary for controlling deterioration due to hot carriers, as follows.
First, the time until decrease of the maximum field-effect mobility by 10% is defined as lifetime in the case where the Lov is a predetermined value to degradation of a TFT, and the voltage at which the lifetime becomes ten years is derived as ten-year guaranteed voltage from a linear relationship obtained by plotting the reciprocal of a drain voltage on a semilogarithmic graph, as shown in FIG. 9. For example, in FIG. 9, the ten-year guaranteed voltage of a TFT with a Lov of 1.0 μm is 16 V. A high-voltage power source often has 16V in a liquid crystal panel, and it is required to obtain guaranteed voltage of 19.2 V or more, which has a margin of twenty percent. FIG. 10 is a graph in which thus obtained value of the estimated guaranteed voltage is plotted in the case where Lov has each of 0.5 μm, 0.78 μm, 1.0 μm, 1.5 μm, and 1.7 μm. FIG. 10 also shows a value of drain voltage as twenty-hour guaranteed voltage, at which the time until change in ON-state current of the TFT by 10% is 20 hours in a bias stress test.
Although degradation due to hot carrier effect is insignificant with low driving voltage, it becomes difficult to be negligible in the case of driving at 10 V or more. As is clear from FIG. 10, it is necessary to make the Lov 1 μm or more, preferably, 1.5 μm or more in the case of the driving voltage of 16 V.
In order to satisfy the above-mentioned requirement, the present invention provides a method for manufacturing a semiconductor device, which forms an LDD overlapping with a gate electrode in self-aligning manner, wherein a gate electrode is formed of a laminate that has a plurality of conductive layers, which is made into a shape in which a width of a lower first conductive layer is longer in the direction of a channel length than that of a second conductive layer, and the gate electrode is used as a mask during ion doping for forming the LDD. At this time, the present invention is characterized in that dry etching is performed under the condition that a mask pattern for forming the gate electrode is highly recessed to obtain an optimum shape, in order to make the LDD overlapping with the gate electrode, that is, Lov 1 μm or more, and preferably, 1.5 μm or more.
In the present invention, a laminated structure comprising a lower first conductive layer and an upper second conductive layer is formed over a semiconductor layer with a gate insulating film interposed therebetween, a mask pattern is formed on the laminated structure, a condition that an etching rate of the mask pattern is fast is used and the second conductive layer and the first conductive layer are etched to form a first conductive layer pattern that has a tapered edge, and the second conductive layer in the first conductive layer pattern is selectively etched in accordance with the mask pattern left on the first conductive layer pattern to form a second conductive layer pattern in which a width of the first conductive layer in the direction of a channel length is different from that of the second conductive layer and is longer. It becomes possible to make a projecting length of the first conductive layer 1 μm or more. When the second conductive layer in the second conductive layer pattern is used as a mask for shielding ions accelerated by an electric field, it becomes possible to form a lightly doped drain region in a region of the semiconductor film overlapping with the first conductive layer in the second conductive layer pattern. In other words, the lightly doped drain region can be formed in a self-aligning manner. Of course, the second conductive layer pattern can be used as a gate electrode.
In the above-mentioned configuration, an appropriate combination of the first and second conductive layers is that the first conductive layer is tantalum nitride and the second conductive layer is titanium or one of an alloy and a compound including titanium as its main component. In addition, plasma to which sulfur hexafluoride (SF6) is added is appropriate for recessing an edge of the mask pattern on the second conductive layer.
In the present invention, first, second, and third conductive layers are sequentially laminated over a semiconductor layer with a gate insulating film interposed therebetween to form a laminated structure, a mask pattern is formed on the laminated structure, a condition that an etching rate of the mask pattern is fast is used and the first to third conductive layers are etched to form a first conductive layer pattern that has a tapered edge, and the third conductive layer and second conductive layer in the first conductive layer pattern are selectively etched in accordance with the mask pattern left on the first conductive layer pattern to form a second conductive layer pattern in which a width of the first conductive layer in the direction of a channel length is different from those of the second and third conductive layers and is longer. It becomes possible to make a projecting length of the first conductive layer 1 μm or more. When the third conductive layer and the second conductive layer in the second conductive layer pattern are used as a mask for shielding ions accelerated by an electric field, it becomes possible to form a lightly doped drain region in a region of the semiconductor film overlapping with the first conductive layer in the second conductive layer pattern. In other words, the lightly doped drain region can be formed in a self-aligning manner. Of course, the second conductive layer pattern can be used as a gate electrode.
In the above-mentioned configuration, an appropriate combination of the first to third conductive layers is that the first conductive layer is tantalum nitride, the second conductive layer is titanium or one of an alloy and a compound including titanium as its main component, and the third conductive layer is titanium nitride. In addition, plasma to which sulfur hexafluoride (SF6) is added is appropriate for recessing an edge of the mask pattern on the third conductive layer.
As described above, in the case of forming a gate electrode of a laminated structure comprising a plurality of conductive layers to have a shape in which a width of a first conductive layer in the direction of a channel length is longer than that of a second conductive layer, it becomes possible to a hat-shaped structure in which a projecting length of the first conductive layer is 1 μm or more when an edge of a mask pattern is more recessed at a taper etching process. The use of the gate electrode as a mask during ion doping allows the length of an LDD region overlapping with the gate electrode to be 1 μm or more and to increase the lifetime against degradation due to hot carriers. Additionally, the same elements are given the same reference numerals throughout the embodiment described below.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 shows sectional views for describing a process for making a semiconductor device according to the present invention;
FIG. 2 shows sectional views for describing a process for making the semiconductor device according to the present invention;
FIG. 3 shows diagrams for describing an effect of removing a reaction by-product by taper etching;
FIG. 4 shows diagrams for describing an effect of a reaction by-product in the case where the taper etching is not performed;
FIG. 5 is a diagram for describing a configuration of an ICP etching device;
FIG. 6 is a diagram for describing the relation between a recess width d of a second conductive layer and a length of Lov of a gate overlapping TFT;
FIG. 7 is an SEM image showing a shape of a conductive layer pattern subjected to an etching process;
FIG. 8 is an SEM image showing a shape of a conductive layer pattern subjected to an etching process;
FIG. 9 is a characteristic diagram for estimating a lifetime of a TFT in accordance with a bias stress test and a graph showing a dependency on Lov;
FIG. 10 is a graph showing a dependency of an estimated guaranteed voltage (10% deterioration of ON-state current) on a length of Lov;
FIG. 11 is a top view showing active-matrix type pixels of a semiconductor device according to the present invention; and
FIG. 12 is a diagram showing an example of a semiconductor device.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Hereinafter, an embodiment mode of the present invention will be described in detail with reference to drawings. It should be understood that the invention is not limited to the following embodiment mode and that various modifications are permitted without departing from the spirit and scope thereof.
In the present mode embodiment, a process will be described, in which a gate electrode comprising a laminate that has a first conductive film comprising tantalum nitride and a second conductive layer comprising titanium or one of an alloy and a compound including titanium as its main component is used as a mask during ion doping to form Lov in a self-aligning manner and make the length (Lov) 1 μm or more. More specifically, an mode will be described, in which etching is performed under the condition that a mask pattern is highly recessed in forming a first conductive layer pattern, and the second conductive layer in the first conductive layer pattern is selectively etched to form a second conductive layer pattern in accordance with the mask pattern thereon.
In FIG. 1(A), a first insulating film (base film) 101, a semiconductor layer 102, and a second insulating film (gate insulating film) 103 are formed on a glass substrate 100, and a first conductive layer 104 and a second conductive layer 105 are formed thereon. A mask pattern 106 is formed with the use of a photoresist according to photolithographic processing.
As the first conductive layer, a metal that has a high melting point such as tungsten (W), chromium (Cr), tantalum (Ta), tantalum nitride (TaN), or molybdenum (Mo) is formed to be a thickness from 30 to 50 nm, and the second conductive layer is formed of titanium or one of an alloy or a compound including titanium as its main component to be a thickness from 300 to 600 nm.
Next, as shown in FIG. 1(B), the second conductive layer 105 is etched by dry etching. As etching gas, gas of CF4, SF6, Cl2, and O2 is used. To increase an etching rate, a dry etching system that uses a high-density plasma source such as ECR (Electron Cyclotron Resonance) or ICP (Inductively Coupled Plasma) is used. In order to process an edge or a sidewall in a tapered shape in accordance with the mask pattern, a negative bias voltage is applied to the substrate side.
The mask pattern 106 formed of resist is sputtered by ions accelerated by an electric field, and a reaction by-product adheres to the sidewall of the workpiece. This is also called a sidewall protective film, and the reason why the second conductive layer including titanium as its main component is tapered in the process at this stage is to remove the sidewall protective film. Namely, since the reaction by-product is hardly deposited on the sidewall when anisotropic etching is thereafter performed to a tapered second conductive layer 105′ as shown in FIG. 3(A), it is possible to perform the etching process without eliminating residue to form a pattern 105″ as shown in FIG. 3(B). On the other hand, when the sidewall of the second conductive layer 105′ is substantially vertical as shown in FIG. 4(A), a reaction by-product is deposited during the etching process, and the reaction by-product remains to cause malformation when an anisotropic etching is performed thereafter, as shown in FIG. 4(B). In other words, when at least the second conductive layer is tapered at this stage, the sidewall protective film can be removed.
Next, as shown in FIG. 1(C), the etching gas is changed to CF4 and Cl2 to etch tantalum nitride that is the first conductive layer.
In this way, a first conductive layer pattern 107 comprising first conductive layer 104′ and second conductive layer 105′ is formed on the second insulating film 103, as shown in FIG. 1(C). The angle made by the tapered shape at the edge and a surface of the substrate 100 is made 10 to 30 degrees. Although the angle is determined depending mainly on the relations with the film thickness of the second conductive layer, the length occupied by the tapered portion is made about 0.5 to 1.5 μm.
Then, with the use of BCl3, Cl2, and O2 as etching gas, the second conductive layer 105′ is selectively etched in accordance with a mask pattern 106′. In this case, the bias voltage to be applied to the substrate side is lowered to thereby leave the first conductive layer 104′. The edge of the second conductive layer 105′ is recessed inward from the first conductive layer 104′, and the length of Lov is determined depending on the recess amount, as will be described later. In this manner, a second conductive layer pattern 108 comprising the first conductive layer 104′ and a second conductive layer 105″ is formed, which becomes a gate electrode at a portion intersecting with the semiconductor layer 102 (FIG. 1(D)).
The addition of an impurity with one conductivity type to the semiconductor film 103, that is, the formation of an LDD and a source/drain region can be performed in a self-aligning manner with the use of the second conductive layer pattern 108. FIG. 2(A) shows a doping process for forming an LDD that overlaps with the gate electrode, wherein an ion of the impurity with the one conductivity type is made to pass through the first conductive layer 104′ and added to the semiconductor layer 102 positioned in the lower layer portion to form an one conductivity type impurity region 109 with a first concentration. In this case, an acceleration voltage of 50 kV or more is required depending on the film thicknesses of the second insulating film and the first conductive layer. The concentration of the impurity in the impurity region of the one conductivity type impurity region 109 with the first concentration is set from 1×1016 to 5×1018/cm3 (peak value) on the premise of the LDD.
In the doping process for forming the source/drain region, the second conductive layer pattern 108 is used as a mask for shielding ions and an one conductivity type impurity region 110 with a second concentration is formed outside the one conductivity type impurity region 109 with the first concentration. In this case, the acceleration voltage is set at 30 kV or less. The concentration of the impurity in the one conductivity type impurity region 110 with the second concentration is set at 1×1019 to 5×1021/cm3 (peak value).
After that, a third insulating film 111 comprising silicon nitride, a fourth insulating film 112 comprising an organic compound material with a low-dielectric constant, and a wiring 113 are formed.
As described above, according to the present embodiment mode, it is possible to form an LDD overlapping with a gate electrode in a self-aligning manner and to form a TFT with the length (Lov) of 1 μm or more with the use of the gate electrode as a mask during ion doping. The length of the LDD region overlapping with the gate electrode is 1 μm or more to enable increasing the lifetime of the TFT against degradation due to hot carriers.
EXAMPLES Example 1
In the present embodiment, an example of forming a gate electrode according to a process based on the embodiment mode will be described. The present embodiment will be described with reference to FIG. 1.
First, the first insulating layer 101 is formed of a silicon oxynitride film of 150 nm in thickness on the aluminosilicate-glass substrate with plasma CVD. The semiconductor layer 102 is formed of a crystalline silicon film for which an amorphous silicon film of 50 nm in thickness is crystallized by laser annealing so as to be isolated and separated into the shape of an island. As the second insulating film 103, a silicon oxynitride film of 115 nm in thickness is formed by plasma CVD with the use of SiH4 and N2O as source gas. The first conductive layer 104 formed of tantalum nitride (TaN) is made 30 nm in thickness and the second conductive layer 105 formed of titanium is formed to be a thickness of 370 nm. The mask pattern 106 is formed of a positive photoresist to be a thickness of 1.5 μm. Although the width of the mask pattern may be set appropriately, photolithographic processing is performed with mask patterns with 4.5 μm and 10 μm in the present embodiment (FIG. 1(A)).
Next, the second conductive layer (titanium) 105 is etched by dry etching. For etching, an ICP etching system is used. FIG. 5 shows the configuration of the ICP etching system. A reaction chamber 801 is connected to a gas supply means 803 for etching and an exhaust means 804 for maintaining reduced pressure in the reaction chamber 801. A plasma generation means comprises a spiral coil 802 for inductively coupling to the reaction chamber 801 through a quartz plate and a high-frequency (13.56 MHz) power supply means 805. The application of bias voltage to the substrate side is conducted by a high-frequency (13.56 MHz) power supply means 806 to generate self-bias to a stage with the substrate thereon. For the etching process, the kind of etching gas to be supplied, high-frequency power supplied from each of the high-frequency (13.56 MHz) power supply means 806 and 807, and etching pressure are main parameters.
For the etching process in FIG. 1(B), SF6 is added as etching gas in addition to CF4, Cl2, and O2. The etching pressure is set at 1.3 Pa, and each of 800 W of power for generating plasma and 300 W of power for biasing the substrate is supplied. Subsequently, as shown in FIG. 1(C), the etching gas is changed to CF4 and Cl2 to etch tantalum nitride that is the first conductive layer. The etching condition in this case, each of 1.3 Pa of etching pressure and 500 W of power for generating plasma and 10 W of power for biasing the substrate is supplied. In this way, the first conductive layer pattern 107 can be formed.
Next, anisotropic etching is performed with the use of BCl3, Cl2, and O2 as etching gas to process mainly the second conductive layer 105′. The etching pressure is set at 1.9 Pa, and each of 500 W of power for generating plasma and 3 W of power for biasing the substrate is supplied. The edge of the second conductive layer 105′ is recessed inward from the edge of the first conductive layer 104′. In this way, the second conductive layer pattern 108 is formed, which becomes a gate electrode at a portion intersecting with the semiconductor layer 102. The recess width from the edge of the first conductive layer 104′ can be made 1 μm or more. As shown in FIG. 6, the recess width d becomes a length that determines the length of Lov. Table 1 is a table comparing recess width d with or without the above-mentioned treatment of adding SF6 in a similar process to the present embodiment.
As clearly shown in Table 1, the recess width of 1.351 μm can be obtained in the case with the treatment of adding SF6, while the recess width is as small as 0.963 μm in the case without the treatment of adding SF6.
TABLE 1
Lov length (one side) unit: μm
With the Without the
mask pattern treatment of treatment of
width adding SF6 adding SF6
10.0 1.351 0.963
‡ conditions in the case with the treatment of adding SF6 ICP/Bias = 800/300 W, 1.3 Pa, SF6/CF4/C12/02 = 5/20/40/10 sccm
‡ conditions in the case without the treatment of adding SF6 ICP/Bias = 800/300 W, 1.3 Pa, CF4/C12/02 = 25/40/10 sccm
Table 2 shows etching characteristics with respect to respective conditions. In order to recess a mask pattern highly, a selective ratio (P. R/Ti) of P.R (Resist) to Ti should be increased. Although the amount of O2 is increased generally, Ti is oxidized to cause etch stop in the case of Ti. When the etching characteristic is searched in the case of SF6 gas only, the selective ratio (P. R/Ti) of P.R to Ti can take 8.11, and also, the P. R and the Ti both can take large etch rates. This means that the selective ratio (P. R/Ti) can be gained when SF6 is added.
TABLE 2
P.R/Ti Ti/TaN
selective selective
pa- P.R E/R Ti E/R TaN E/R ratio ratio
con- ram- ICP Bias Press CF4 Cl2 O2 AVE p.n.u AVE p.n.u AVE p.n.u p.n.u p.n.u
dition eter W W Pa sccm sccm sccm Å/min % Å/min % Å/min % AVE % AVE %
1 basal 500 300 1.3 25 40 10 6932 8.5% 3845  5.1% 2662 3.6% 1.81 11.5% 1.44  4.6%
cone
2 Bias 500 100 1.3 25 40 10 6455 5.5% 955 20.7% 717 7.8% 6.92 18.1% 1.33 22.5%
3 500 200 1.3 25 40 10 6764 3.1% 3113  6.8% 1539 4.8% 2.18 7.5% 2.02  5.6%
4 500 400 1.3 25 40 10 7694 3.9% 3598  5.4% 3513 3.8% 2.14 6.9% 1.02  8.2%
5 ICP 300 300 1.3 25 40 10 5188 5.5% 2297  8.2% 2024 6.6% 2.26 4.8% 1.14 10.1%
6 700 300 1.3 25 40 10 8777 8.1% 3809  3.8% 2306 5.9% 2.31 10.7% 1.65  8.3%
7 500 300 1.8 25 40 10 7094 3.9% 4285  6.5% 1747 7.4% 1.66 6.1% 2.46 11.9%
8 Press 500 300 2.3 25 40 10 8654 16.8% 724 25.6% 857 29.3% 12.23 22.8% 0.89 40.4%
9 500 300 3.3 25 40 10 7659 21.2% 2434 23.5% 505 67.0% 3.26 37.2% 6.83 110.4% 
10 O2 500 300 1.3 25 40 15.0 9330 6.5% 464 31.8% 1179 13.4% 21.06 34.7% 0.40 31.5%
11 500 300 1.3 25 40 7.5 6480 3.1% 3832  4.2% 3172 3.7% 1.69 5.5% 1.34 48.1%
12 500 300 1.3 25 40 5.0 6037 4.7% 3480  5.2% 3061 8.1% 1.74 9.9% 1.14 10.3%
13 500 300 1.3 25 40 0.0 5146 13.2% 3091  6.2% 3004 4.0% 1.67 18.1% 1.03  4.1%
14 CF4/ 500 300 1.3 40 25 10 6571 16.6% 0 1608 8.5% 0.00
Cl2
15 500 300 1.3 30 35 10 7150 19.3% 81  140% 2047 5.8% 42.90 20.3% 0.04  134%
16 500 300 1.3 20 45 10 6798 10.8% 4036  4.8% 3344 5.6% 1.69 11.6% 1.21  6.5%
17 500 300 1.3 10 55 10 6238 13.4% 2762 10.8% 4498 5.8% 2.27 21.0% 0.61  9.4%
SF6 500 300 1.9 SF6 = 56 sccm 10724 6.0% 1337 17.2% 8.11 14.1%
treatment
FIGS. 7 and 8 are images through scanning electron microscopy (SEM), showing typical processed shapes respectively in the case with the treatment of adding SF6 and the case without the treatment of adding SF6, which each shows a state in which a tantalum nitride layer and a titanium layer are laminated from the bottom layer. Although the diagram shows the SEM images observed at an angle, a recess width of the titanium layer or a projecting width of the titanium nitride layer is estimated to be about 1.30 μm in the case with the treatment of adding SF6 or about 0.80 μm in the case without the treatment of adding SF6. With just replacing CF4 by 5 sccm of SF6, a dramatic effect can be obtained.
Thereafter, the one conductivity type impurity region 109 with the first concentration for forming the LDD is doped with phosphorous or boron at a concentration from 1×1016 to 5×1018/cm3 (peak value) under an acceleration voltage of 50 kV by ion doping. (FIG. 2(A))
Besides, in the doping process for forming a source/drain region, the second conductive layer pattern 108 is used as a mask for shielding ions and the one conductivity type impurity region 110 with the second concentration is formed outside the one conductivity type impurity region 109 with the first concentration, in this case, at the acceleration voltage of 10 kV and the concentration of phosphorous or boron at 1×1019 to 5×1021/cm3 (peak value). (FIG. 2(B))
After that, silicon oxynitride 111 containing hydrogen is formed with plasma CVD to be a thickness of 100 nm, and photosensitive or non-photosensitive acrylic or polyimide resin is formed to be a thickness of 1 μm, thereby forming the fourth insulating film 112. Furthermore, the wiring 113 is formed according to need.
In this way, the LDD overlapping with the gate electrode can be formed in a self-aligning manner, and also, the TFT with the length (Lov) of 1 μm or more can be formed.
Example 2
The present invention can apply to semiconductor devices in which various display screens are provided.
FIG. 12 is a structural example of a semiconductor device that has a display panel 901 mounted in a casing 900, which is applicable to television receivers and monitor systems of computers. In the casing 900, an electronic circuit board 902 and a speaker 903 for sound reproduction are loaded, wherein the electronic circuit board 902 incorporates an amplifier and a high-frequency circuit formed of a semiconductor integrated circuit, and a semiconductor memory or a magnetic memory such as a hard disk as a memory function to fulfill a function of displaying an image.
A display panel 901 can be comprising a driver-integrated type in which an active matrix pixel circuit 904 in which gate overlapping TFTs according to the present invention are used to arrange the TFT in a matrix shape, a scanning line driving circuit 905, and a data line driving circuit 906 are formed integrally.
FIG. 11 is a diagram showing a principal structure of the active matrix pixel circuit 904. A gate electrode 302 intersecting with a semiconductor layer 301 and a data signal line 303 are formed of the same layer, that is, which is formed of a laminate including at least a conductive layer including titanium as its main component, and an etching process for forming the gate electrode or the wiring pattern is performed according to Embodiment 1. In this manner, it is possible to form a gate overlapping TFT that has Lov with a length of 1 μm or more at low cost. A gate signal line 304 is formed in the above thereof with an interlayer insulating film interposed therebetween and has a structure in contact with the gate electrode 302 through a contact hole. Of course, this wiring can be formed of titanium and aluminum. It is also possible to form a wiring 305 that connects the data signal line 303 and the semiconductor layer 301 of the same layer as the gate signal line 304. A pixel electrode 306 is formed with the use of ITO (indium tin oxide) that is a compound of indium oxide and titanium oxide. The details of such pixels are disclosed in Japanese Patent Laid-Open 2001-313397.
In the present embodiment, an example has been shown in the semiconductor device. However, the invention is not limited to the present embodiment and can be applied to various semiconductor devices. It is possible to be applied to various fields, for example, in addition to navigation systems, sound reproducing systems (such as car audio systems and component audio systems), notebook-sized personal computers, game machines, personal digital assistants (such as mobile computers, cellular phones, portable game machines, and electronic books), electrical home appliances such as refrigerators, washing machines, rice cookers, fixed telephones, vacuum cleaners, and clinical thermometers, railroad wall banners, and information displays such as arrival and departure guide plates in railroad stations and airports.
Although the embodiments according to the invention have been described as above, it is to be understood by those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the present invention.
As described above, according to the present invention, in the process of forming a gate electrode of a laminate comprising a plurality of conductive layers to have a shape in which the width of a first conductive layer in the direction of a channel length is longer than that of a second conductive layer, it is possible to form a hat shaped structure in which the first conductive layer has a length of 1 μm or more in the direction of the channel length when a mask pattern is formed on the laminate comprising the first conductive film comprising tantalum nitride and the second conductive layer comprising titanium and an etching process is performed for forming a first conductive layer pattern comprising a long taper portion while increasing a recess amount of the mask pattern with the use of plasma in which SF6 is added to CF4, Cl2, and O2. The use of the gate electrode as a mask during ion doping allows the length of an LDD region overlapping with the gate electrode to be 1 μm or more and to increase the lifetime against degradation due to hot carriers.
According to the present invention, it is possible to form an LDD overlapping with a gate electrode in a self-aligning manner and to form a TFT with the length (Lov) of 1 μm or more with the use of the gate electrode as a mask during ion doping. The length of the LDD region overlapping with the gate electrode is 1 μm or more to enable increasing the lifetime of the TFT against degradation due to hot carriers.

Claims (12)

1. A method for manufacturing a semiconductor device, comprising the steps of:
forming a laminate comprising a first conductive layer and a second conductive layer over a semiconductor layer with a gate insulating film interposed therebetween over a substrate;
forming a mask pattern over the laminate;
etching the second conductive layer and the first conductive layer while recessing the mask pattern over the laminate with the use of plasma to which SF6 is added; and
forming a lightly doped drain region in a region of the semiconductor film.
2. The method according to claim 1, wherein the first conductive layer is tantalum nitride, and the second conductive layer is titanium or one of an alloy and a compound including titanium as its main component.
3. The method according to claim 1, wherein the method further comprising a step of selectively etching the second conductive layer after the etching step in accordance with the mask pattern left over the laminate.
4. The method according to claim 1, wherein CF4, SF6, Cl2, and O2 is used as etching gas in the etching step.
5. The method according to claim 1, wherein ECR (Electron Cyclotron Resonance) or ICP (Inductively Coupled Plasma) is used for the etching step.
6. The method according to claim 1, wherein a negative bias voltage is applied to the substrate side during the etching step.
7. A method for manufacturing a semiconductor device, comprising the steps of:
laminating a first conductive layer, a second conductive layer, and a third conductive layer sequentially over a semiconductor layer with a gate insulating film interposed therebetween to form a laminate over a substrate;
forming a mask pattern over the laminate;
etching the third conductive layer, the second conductive layer and the first conductive layer while recessing the mask pattern over the laminate with the use of plasma to which SF6 is added; and
forming a lightly doped drain region in a region of the semiconductor film.
8. The method according to claim 7, wherein the first conductive layer is tantalum nitride, the second conductive layer is titanium or one of an alloy and a compound including titanium as its main component, and the third conductive layer is titanium nitride.
9. The method according to claim 7, wherein the method further comprising a step of selectively etching the third conductive layer and the second conductive layer after the etching step in accordance with the mask pattern left over the laminate.
10. The method according to claim 7, wherein CF4, SF6, Cl2, and O2 is used as etching gas in the etching step.
11. The method according to claim 7, wherein ECR (Electron Cyclotron Resonance) or ICP (Inductively Coupled Plasma) is used for the etching step.
12. The method according to claim 7, wherein a negative bias voltage is applied to the substrate side during the etching step.
US11/524,958 2002-12-18 2006-09-22 Manufacturing method for semiconductor device Expired - Fee Related US7253044B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/524,958 US7253044B2 (en) 2002-12-18 2006-09-22 Manufacturing method for semiconductor device

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2002366618A JP2004200378A (en) 2002-12-18 2002-12-18 Manufacturing method of semiconductor device
JP2002-366618 2002-12-18
US10/731,000 US7163852B2 (en) 2002-12-18 2003-12-10 Manufacturing method for semiconductor device
US11/524,958 US7253044B2 (en) 2002-12-18 2006-09-22 Manufacturing method for semiconductor device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/731,000 Division US7163852B2 (en) 2002-12-18 2003-12-10 Manufacturing method for semiconductor device

Publications (2)

Publication Number Publication Date
US20070015321A1 US20070015321A1 (en) 2007-01-18
US7253044B2 true US7253044B2 (en) 2007-08-07

Family

ID=32763768

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/731,000 Expired - Fee Related US7163852B2 (en) 2002-12-18 2003-12-10 Manufacturing method for semiconductor device
US11/524,958 Expired - Fee Related US7253044B2 (en) 2002-12-18 2006-09-22 Manufacturing method for semiconductor device

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/731,000 Expired - Fee Related US7163852B2 (en) 2002-12-18 2003-12-10 Manufacturing method for semiconductor device

Country Status (3)

Country Link
US (2) US7163852B2 (en)
JP (1) JP2004200378A (en)
TW (1) TWI317170B (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7485579B2 (en) * 2002-12-13 2009-02-03 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device
JP4663963B2 (en) * 2003-02-17 2011-04-06 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP2006165246A (en) * 2004-12-07 2006-06-22 Tokyo Electron Ltd Plasma etching method
JP2010166092A (en) * 2010-04-15 2010-07-29 Tokyo Electron Ltd Method for plasma etching
SG10201508015RA (en) * 2010-10-06 2015-10-29 Entegris Inc Composition and process for selectively etching metal nitrides

Citations (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4707721A (en) 1986-02-20 1987-11-17 Texas Instruments Incorporated Passivated dual dielectric gate system and method for fabricating same
US4963504A (en) 1987-11-23 1990-10-16 Xerox Corporation Method for fabricating double implanted LDD transistor self-aligned with gate
US5177577A (en) 1990-07-05 1993-01-05 Hitachi, Ltd. Liquid crystal display device with TFT's each including a Ta gate electrode and an anodized Al oxide film
JPH0653324A (en) 1992-07-29 1994-02-25 Kawasaki Steel Corp Method for formation of through hole inter layer insulating film multilayer interconnection formation process
US5445710A (en) 1991-01-22 1995-08-29 Kabushiki Kaisha Toshiba Method of manufacturing semiconductor device
US5498573A (en) 1989-11-29 1996-03-12 General Electric Company Method of making multi-layer address lines for amorphous silicon liquid crystal display devices
US5583067A (en) 1993-01-22 1996-12-10 Intel Corporation Inverse T-gate semiconductor device with self-aligned punchthrough stops and method of fabrication
JPH1012605A (en) 1996-06-25 1998-01-16 Nec Corp Fabrication of semiconductor device
JP2000269331A (en) 1999-03-16 2000-09-29 Nec Corp Manufacture for semiconductor device
JP2000294787A (en) 1999-04-02 2000-10-20 Sharp Corp Manufacture of semiconductor device
US6201281B1 (en) 1993-07-07 2001-03-13 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for producing the same
EP1128430A2 (en) 2000-02-22 2001-08-29 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
US20010035526A1 (en) 2000-04-27 2001-11-01 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating thereof
US20010041392A1 (en) 2000-05-12 2001-11-15 Hideomi Suzawa Semiconductor device and manufacturing method thereof
US20010048408A1 (en) 2000-02-22 2001-12-06 Jun Koyama Image display device and driver circuit therefor
US20010052950A1 (en) 2000-03-27 2001-12-20 Shunpei Yamazaki Semiconductor display device and manufacturing method thereof
US20010055841A1 (en) 2000-04-17 2001-12-27 Shunpei Yamazaki Light emitting device and manufacturing method thereof
US20020000551A1 (en) 2000-03-06 2002-01-03 Shunpei Yamazaki Semiconductor device and manufacturing method thereof
JP2002014337A (en) 2000-04-27 2002-01-18 Semiconductor Energy Lab Co Ltd Semiconductor device and method for manufacturing the same
US20020048829A1 (en) 2000-04-19 2002-04-25 Shunpei Yamazaki Light emitting device and fabricating method thereof
US20020102776A1 (en) 2001-01-30 2002-08-01 Shunpei Yamazaki Semiconductor device and method of manufacturing the same
US20020163049A1 (en) 2001-03-27 2002-11-07 Shunpei Yamazaki Semiconductor device and fabrication method thereof
US20030020118A1 (en) 2001-07-17 2003-01-30 Masayuki Kajiwara Semiconductor device and manufacturing method
US20030062524A1 (en) 2001-08-29 2003-04-03 Hajime Kimura Light emitting device, method of driving a light emitting device, element substrate, and electronic equipment
US20030100151A1 (en) 2001-11-07 2003-05-29 Satoru Okamoto Method of manufacturing a semiconductor device
US6596571B2 (en) 2000-06-07 2003-07-22 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device
JP2003257950A (en) 2002-03-07 2003-09-12 Hitachi High-Technologies Corp Etching method for etching material hard to etch, method of manufacturing semiconductor using the same, and semiconductor equipment
US6646287B1 (en) 1999-11-19 2003-11-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device with tapered gate and insulating film
US20040023478A1 (en) 2002-07-31 2004-02-05 Samavedam Srikanth B. Capped dual metal gate transistors for CMOS process and method for making the same
US20040087125A1 (en) 2002-07-01 2004-05-06 Shigeharu Monoe Method for manufacturing semiconductor device
US20040140472A1 (en) 2000-07-31 2004-07-22 Semiconductor Energy Laboratory Co., Ltd. Light emitting device
US20040171242A1 (en) 2003-02-17 2004-09-02 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method for semiconductor device
US6872604B2 (en) 2000-06-05 2005-03-29 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating a light emitting device
US20050181610A1 (en) 2002-12-13 2005-08-18 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5729503A (en) * 1994-12-23 1998-03-17 Micron Technology, Inc. Address transition detection on a synchronous design
WO2001094833A1 (en) * 2000-06-08 2001-12-13 Fluoroware, Inc. Plastic fitting for flared tubing

Patent Citations (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4707721A (en) 1986-02-20 1987-11-17 Texas Instruments Incorporated Passivated dual dielectric gate system and method for fabricating same
US4963504A (en) 1987-11-23 1990-10-16 Xerox Corporation Method for fabricating double implanted LDD transistor self-aligned with gate
US5498573A (en) 1989-11-29 1996-03-12 General Electric Company Method of making multi-layer address lines for amorphous silicon liquid crystal display devices
US5177577A (en) 1990-07-05 1993-01-05 Hitachi, Ltd. Liquid crystal display device with TFT's each including a Ta gate electrode and an anodized Al oxide film
US5445710A (en) 1991-01-22 1995-08-29 Kabushiki Kaisha Toshiba Method of manufacturing semiconductor device
JPH0653324A (en) 1992-07-29 1994-02-25 Kawasaki Steel Corp Method for formation of through hole inter layer insulating film multilayer interconnection formation process
US5583067A (en) 1993-01-22 1996-12-10 Intel Corporation Inverse T-gate semiconductor device with self-aligned punchthrough stops and method of fabrication
US6201281B1 (en) 1993-07-07 2001-03-13 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for producing the same
JPH1012605A (en) 1996-06-25 1998-01-16 Nec Corp Fabrication of semiconductor device
JP2000269331A (en) 1999-03-16 2000-09-29 Nec Corp Manufacture for semiconductor device
JP2000294787A (en) 1999-04-02 2000-10-20 Sharp Corp Manufacture of semiconductor device
US6235558B1 (en) 1999-04-02 2001-05-22 Sharp Kabushiki Kaisha Method for fabricating semiconductor device
US6646287B1 (en) 1999-11-19 2003-11-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device with tapered gate and insulating film
EP1128430A2 (en) 2000-02-22 2001-08-29 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
US20010030322A1 (en) 2000-02-22 2001-10-18 Shunpei Yamazaki Semiconductor device and method of manufacturing the same
JP2001313397A (en) 2000-02-22 2001-11-09 Semiconductor Energy Lab Co Ltd Semiconductor device and its forming method
US20010048408A1 (en) 2000-02-22 2001-12-06 Jun Koyama Image display device and driver circuit therefor
US20020000551A1 (en) 2000-03-06 2002-01-03 Shunpei Yamazaki Semiconductor device and manufacturing method thereof
US20010052950A1 (en) 2000-03-27 2001-12-20 Shunpei Yamazaki Semiconductor display device and manufacturing method thereof
US20010055841A1 (en) 2000-04-17 2001-12-27 Shunpei Yamazaki Light emitting device and manufacturing method thereof
US20020048829A1 (en) 2000-04-19 2002-04-25 Shunpei Yamazaki Light emitting device and fabricating method thereof
US6706544B2 (en) 2000-04-19 2004-03-16 Semiconductor Energy Laboratory Co., Ltd. Light emitting device and fabricating method thereof
US20010035526A1 (en) 2000-04-27 2001-11-01 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating thereof
JP2002014337A (en) 2000-04-27 2002-01-18 Semiconductor Energy Lab Co Ltd Semiconductor device and method for manufacturing the same
US20010041392A1 (en) 2000-05-12 2001-11-15 Hideomi Suzawa Semiconductor device and manufacturing method thereof
US6872604B2 (en) 2000-06-05 2005-03-29 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating a light emitting device
US6933184B2 (en) 2000-06-07 2005-08-23 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device
US6596571B2 (en) 2000-06-07 2003-07-22 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device
US20040140472A1 (en) 2000-07-31 2004-07-22 Semiconductor Energy Laboratory Co., Ltd. Light emitting device
US20020102776A1 (en) 2001-01-30 2002-08-01 Shunpei Yamazaki Semiconductor device and method of manufacturing the same
US20020163049A1 (en) 2001-03-27 2002-11-07 Shunpei Yamazaki Semiconductor device and fabrication method thereof
US20030020118A1 (en) 2001-07-17 2003-01-30 Masayuki Kajiwara Semiconductor device and manufacturing method
US20030062524A1 (en) 2001-08-29 2003-04-03 Hajime Kimura Light emitting device, method of driving a light emitting device, element substrate, and electronic equipment
US20030100151A1 (en) 2001-11-07 2003-05-29 Satoru Okamoto Method of manufacturing a semiconductor device
JP2003257950A (en) 2002-03-07 2003-09-12 Hitachi High-Technologies Corp Etching method for etching material hard to etch, method of manufacturing semiconductor using the same, and semiconductor equipment
US20040087125A1 (en) 2002-07-01 2004-05-06 Shigeharu Monoe Method for manufacturing semiconductor device
US20040023478A1 (en) 2002-07-31 2004-02-05 Samavedam Srikanth B. Capped dual metal gate transistors for CMOS process and method for making the same
US20050181610A1 (en) 2002-12-13 2005-08-18 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device
US20040171242A1 (en) 2003-02-17 2004-09-02 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method for semiconductor device

Non-Patent Citations (5)

* Cited by examiner, † Cited by third party
Title
M. Wittmer et al., "Characteristics of TIN gate metal-oxide-semiconductor field effect transistors", J. Appl. Phys. vol. 54, No. 3, Mar. 1983, pp. 1423-1428.
Mishima et al., "Improved Lifetime of Poly-Si TFTs with a Self-aligned Gate-overlapped LDD Structure", IEEE Transactions on Electron Devices, vol. 49, No. 6, Jun. 2002, pp. 981-985.
Ohgata et al., "A new dopant activation technique for poly-Si TFTs with a self-aligned gate-overlapped LDD structure", IEDM Technical Digest, Dec. 2000, pp. 205-208.
U.S. Appl. No. 10/731,089, filed Dec. 10, 2003.
U.S. Appl. No. 10/777,117, filed Feb. 13, 2004.

Also Published As

Publication number Publication date
JP2004200378A (en) 2004-07-15
TW200417032A (en) 2004-09-01
US20040209409A1 (en) 2004-10-21
US7163852B2 (en) 2007-01-16
TWI317170B (en) 2009-11-11
US20070015321A1 (en) 2007-01-18

Similar Documents

Publication Publication Date Title
US7402525B2 (en) Method for manufacturing semiconductor device
US7560315B2 (en) Manufacturing method for semiconductor device
US9000441B2 (en) Semiconductor device and display device
US7218361B2 (en) Semiconductor display device and manufacturing method thereof
US7592628B2 (en) Display with thin film transistor devices having different electrical characteristics in pixel and driving regions
US8591650B2 (en) Method for forming crystalline semiconductor film, method for manufacturing thin film transistor, and method for manufacturing display device
KR20170005881A (en) Semiconductor device and display device
US6563136B2 (en) Thin-film semiconductor device having a thin-film transistor for circuits that differs from a thin-film transistor for pixels
US7485579B2 (en) Method of manufacturing a semiconductor device
US7253044B2 (en) Manufacturing method for semiconductor device
WO2010119689A1 (en) Semiconductor device and manufacturing method therefor
KR20020050085A (en) Thin film transistor
JP4666907B2 (en) Method for manufacturing semiconductor device
JP3391176B2 (en) Method for manufacturing thin film transistor
US6991973B2 (en) Manufacturing method of thin film transistor
US6969890B2 (en) Structure of thin film transistor
US20040104389A1 (en) [a polysilicon thin film transistor]

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20190807