US7119839B1 - High resolution CMOS circuit using a matched impedance output transmission line - Google Patents

High resolution CMOS circuit using a matched impedance output transmission line Download PDF

Info

Publication number
US7119839B1
US7119839B1 US09/359,056 US35905699A US7119839B1 US 7119839 B1 US7119839 B1 US 7119839B1 US 35905699 A US35905699 A US 35905699A US 7119839 B1 US7119839 B1 US 7119839B1
Authority
US
United States
Prior art keywords
image
image processing
current
processing portion
impedance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09/359,056
Inventor
Barmak Mansoorian
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Aptina Imaging Corp
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Priority to US09/359,056 priority Critical patent/US7119839B1/en
Assigned to PHOTOBIT CORPORATION reassignment PHOTOBIT CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MANSOORIAN, BARMAK
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PHOTOBIT CORPORATION
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PHOTOBIT CORPORATION
Priority to US11/508,262 priority patent/US20060279651A1/en
Application granted granted Critical
Publication of US7119839B1 publication Critical patent/US7119839B1/en
Assigned to APTINA IMAGING CORPORATION reassignment APTINA IMAGING CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MICRON TECHNOLOGY, INC.
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/028—Arrangements specific to the transmitter end
    • H04L25/0282—Provision for current-mode coupling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0292—Arrangements specific to the receiver end
    • H04L25/0294—Provision for current-mode coupling

Definitions

  • CMOS active pixel sensor cameras can produce a digital output.
  • the current mode transmission can be configured to operate with less noise in certain circuits.
  • Other problems can occur.
  • One such problem is a so called ground bounce caused by surges in the power supply.
  • the present system teaches a new way of transmitting data from an image chip.
  • This system can increase the signal-to-noise ratio to thereby increase the rate at which the digital data can be taken off the chip. This enables supporting higher frame rates with high special resolution.
  • FIG. 1 shows a basic active pixel sensor architecture
  • FIG. 2 shows a conceptual diagram of current CMOS input/output when viewed as a transmission line
  • FIGS. 3 a and 3 b show the ground bounce in the CMOS I/O of FIG. 2 ;
  • FIG. 4 shows a new transmission line mode of CMOS I/O
  • FIG. 5 shows a schematic of a receiver circuit
  • FIG. 6 shows a first transmitter circuit using all CMOS components
  • FIGS. 7 a and 7 b show waveforms for the FIG. 6 transmitter circuit
  • FIG. 8 shows a second transmitter circuit using CMOS components and a class A amplifier
  • FIGS. 9 a and 9 b show waveforms of the circuit of FIG. 8 .
  • FIG. 1 A disclosed active pixel sensor architecture is shown in FIG. 1 .
  • This active pixel sensor uses a column parallel approach where an entire column of information is digitized at any one time. More generally, any group of information, where the group could be a column, a partial column, row, partial row or any other group of information, can be simultaneously digitized.
  • the data is digitized at the bottom of each pixel column.
  • the digitized data is then serialized in the internal bus. Data is transmitted through digital output circuitry.
  • the digitized data is transmitted at 100 megahertz and sent to the imager output pads. This data is then transmitted off the chip.
  • the design requirements for the I/O circuitry are often more stringent than those in the internal chip. This is because the I/O circuits must be able to drive loads that have large and often unknown parasitic components.
  • the parasitic components can include both capacitive and inductive components. However, the combination of inductive and capacitive parasitics create second order systems that can have ringing oscillatory behavior at the high transmission frequencies.
  • the present inventor recognized that the output can be considered as a transmission line. Proper handling of the termination can minimize ringing and oscillatory behavior.
  • the IC 99 shown in FIG. 2 is transmitting to a receiving IC 200 .
  • a transmission line 210 connects the transmitting IC 99 to the receiving IC 200 .
  • FIG. 2 shows the situation of an unterminated CMOS transmission line.
  • FIGS. 3A and 3B shows respectively the output waveforms when driving coax cable and the glitch voltage at the transmitter ground line.
  • FIG. 3A shows the transmission sequence at the output of an unterminated CMOS line.
  • a voltage equal to VDD/2 is launched into the line at the beginning of the transmission. This voltage travels into the unterminated receiver 200 , and at that point is doubled and reflected back.
  • a one-foot length of 50 ohm coaxial cable has a flight time of about 5 nanoseconds. This time increases linearly with the physical length of the cable.
  • the output bandwidth is limited.
  • the transmitter must wait for the duration of the flight time before attempting another transition.
  • the output buffer must supply a current during the entire flight time. This can increase the power consumption of the CMOS output.
  • FIG. 3 b shows the voltage in the receiving IC 200 .
  • the ground level bounces to add a few hundred millivolts. This can add significant noise onto the voltage output.
  • FIG. 3 b shows these glitches in a single output buffer during a transition. While this diagram is only exemplary, it illustrates the general proposition that a unterminated transmission line will include a reflection, and that the switching techniques of CMOS can also cause ground bounce in this way.
  • circuit of FIG. 4 which shows a current mode signaling system.
  • the voltage swing at the output of a current mode driver can be low or zero, e.g. less than 0.5 volts. This allows the receiver end of the line to be terminated without a large increase in power consumption.
  • the circuit of FIG. 4 can also use a differential mode output. In this situation, the current drawn from the supply is constant. This minimizes glitches on the VDD and on the ground line.
  • the transmitting IC 400 in FIG. 4 drives its transmission line in the form of signal current.
  • the receiver includes, as shown, two common source CMOS transistor pairs, each including an n transistor 410 and p-type transistor 412 .
  • the CMOS pair receives the signals at its common source terminal.
  • the drain of the PMOS transistor 412 is biased with a constant current and the output is defined by the drain of the second NMOS transistor.
  • the input impedance for this receiver is defined as the parallel impedance seen at the sources of the n and p channel transistors.
  • the impedance can be set by adjusting the bias current through the transistors via the current source 420 . Once set, the impedance becomes relatively independent of the input current through the configuration. Since the impedance is relatively constant, the reflected signal is minimized and hence transmission speed can be increased.
  • FIG. 5 A more detailed schematic of the receiver circuit 410 is shown in FIG. 5 .
  • Common source transistors 500 , 502 receive the signal at their connected source terminals.
  • the current signal is then mirrored in mirror transistor 504 , to form a conventional CMOS logic level.
  • the input impedance for this circuit is set by bias current through current source 508 .
  • the bias current is sent to 3 ma, although the bias current can be changed for different applications.
  • the circuit 410 shows a dual-ended differential input, with one part on line 503 , and the other part on line 501 driving common source transistors 504 , 506 .
  • Each of the current mirrors 510 , 512 change the current to a conventional CMOS level.
  • the circuit can also be used in a single ended mode, by sending only a single line of information.
  • FIG. 6 shows a first embodiment using a differential pair 600 , 602 with open drains that form the differential output.
  • the output impedance of the receiver serves as the load for this circuit.
  • the circuit steers a current that is determined by the bias current source 604 for full differential operation.
  • the logic low level corresponds to negative I bias, and logic high level corresponds to no current.
  • FIG. 7A shows the output waveform of the circuit when driving a 50 ohm, 1 foot coax cable.
  • FIG. 7B shows the ground glitches which are much less than in the previous circuit.
  • the input CMOS voltage 610 is first connected to two CMOS transistor pairs 612 , 614 .
  • the output of the first stage 612 is buffered by a follower 616 , and input to one gate of transistor 602 of the differential pair 600 / 602 .
  • this first current design includes CMOS transistors to buffer and invert the signal as well as two differential followers arranged in a push-pull arrangement, driving a differential pair.
  • the second embodiment connects the input CMOS circuit current 604 through a single class A amplifier 800 .
  • the input voltage is buffered by first CMOS transistor pair 802 , and a second CMOS transistor pair 804 to form both an inverted and a non-inverted signal.
  • These signals are connected to PMOS transistors 806 which are connected to current mirror 808 .
  • the output of the current mirror 808 drives the base of a class A transistor 810 which is itself current mirrored by transistor 812 .
  • the current mirroring by 812 drives a PMOS transistor 814 that produces the output voltage.
  • a corresponding negative operation to the above produces the negative output voltage 818 .
  • FIG. 9A shows a exemplary output
  • FIG. 9B shows the exemplary ground bounce of such a circuit.
  • This second embodiment has the additional advantage that is produces a CMOS compatible output voltage when connected to a CMOS IC with high gate impedance.

Abstract

Image sensor with CMOS output, an another circuit receiving input. The circuit operates like a transmission line, in current mode, with substantially zero voltage. The impedances are matched by setting bias currents.

Description

CROSS REFERENCE TO RELATED APPLICATIONS
This application claims the benefit of the U.S. Provisional Application No. 60/093,835, filed on Jul. 22, 1998.
BACKGROUND
CMOS active pixel sensor cameras can produce a digital output.
While digital outputs are often relatively noise insensitive, the noise can couple to the analog part of the circuit and cause problems there. Different techniques of minimizing this noise are known in the art.
One way to address the noise is to use current mode transmission of voltages. The current mode transmission can be configured to operate with less noise in certain circuits. However, when current mode transmission is used, other problems can occur. One such problem is a so called ground bounce caused by surges in the power supply.
SUMMARY
The present system teaches a new way of transmitting data from an image chip. This system can increase the signal-to-noise ratio to thereby increase the rate at which the digital data can be taken off the chip. This enables supporting higher frame rates with high special resolution.
BRIEF DESCRIPTION OF THE DRAWINGS
These and other aspects will now be described in detail with the accompanying drawings, wherein:
FIG. 1 shows a basic active pixel sensor architecture;
FIG. 2 shows a conceptual diagram of current CMOS input/output when viewed as a transmission line;
FIGS. 3 a and 3 b show the ground bounce in the CMOS I/O of FIG. 2;
FIG. 4 shows a new transmission line mode of CMOS I/O;
FIG. 5 shows a schematic of a receiver circuit;
FIG. 6 shows a first transmitter circuit using all CMOS components;
FIGS. 7 a and 7 b show waveforms for the FIG. 6 transmitter circuit;
FIG. 8 shows a second transmitter circuit using CMOS components and a class A amplifier; and
FIGS. 9 a and 9 b show waveforms of the circuit of FIG. 8.
 DESCRIPTION OF THE PREFERRED EMBODIMENT
A disclosed active pixel sensor architecture is shown in FIG. 1. This active pixel sensor uses a column parallel approach where an entire column of information is digitized at any one time. More generally, any group of information, where the group could be a column, a partial column, row, partial row or any other group of information, can be simultaneously digitized.
In the architecture shown, the data is digitized at the bottom of each pixel column. The digitized data is then serialized in the internal bus. Data is transmitted through digital output circuitry.
In this disclosed mode, the digitized data is transmitted at 100 megahertz and sent to the imager output pads. This data is then transmitted off the chip.
One bottleneck is caused by the rate at which this digital data can be taken off the imager chip. The design requirements for the I/O circuitry are often more stringent than those in the internal chip. This is because the I/O circuits must be able to drive loads that have large and often unknown parasitic components. The parasitic components can include both capacitive and inductive components. However, the combination of inductive and capacitive parasitics create second order systems that can have ringing oscillatory behavior at the high transmission frequencies.
The present inventor recognized that the output can be considered as a transmission line. Proper handling of the termination can minimize ringing and oscillatory behavior. The IC 99 shown in FIG. 2 is transmitting to a receiving IC 200. A transmission line 210 connects the transmitting IC 99 to the receiving IC 200.
Typical CMOS output circuitry, however, is often not suitable for this transmission line environment. FIG. 2 shows the situation of an unterminated CMOS transmission line. FIGS. 3A and 3B shows respectively the output waveforms when driving coax cable and the glitch voltage at the transmitter ground line. FIG. 3A shows the transmission sequence at the output of an unterminated CMOS line. In this system, a voltage equal to VDD/2 is launched into the line at the beginning of the transmission. This voltage travels into the unterminated receiver 200, and at that point is doubled and reflected back. A one-foot length of 50 ohm coaxial cable has a flight time of about 5 nanoseconds. This time increases linearly with the physical length of the cable.
This system, while usable, has certain drawbacks. The output bandwidth is limited. Moreover, the transmitter must wait for the duration of the flight time before attempting another transition. Also note that the output buffer must supply a current during the entire flight time. This can increase the power consumption of the CMOS output.
FIG. 3 b shows the voltage in the receiving IC 200. The ground level bounces to add a few hundred millivolts. This can add significant noise onto the voltage output.
Further complication is caused by the characteristic of CMOS that draws current only during the output voltage transitions. Because of the switching variation, there are large variations in current. These variations in current can cause ground bounce and can cause voltage glitches v on the line, of magnitude V=L di/dt where L is the inductance of the signal and/or ground bounce. FIG. 3 b shows these glitches in a single output buffer during a transition. While this diagram is only exemplary, it illustrates the general proposition that a unterminated transmission line will include a reflection, and that the switching techniques of CMOS can also cause ground bounce in this way.
When several buffers switch in tandem, as often happens during digital transmission where multiple bits change state at once, the glitch energies could add. This noise in the power supply line can couple into the analog circuitry in the imager, and can corrupt the pixel outputs.
The problem is addressed by circuit of FIG. 4 which shows a current mode signaling system. The voltage swing at the output of a current mode driver can be low or zero, e.g. less than 0.5 volts. This allows the receiver end of the line to be terminated without a large increase in power consumption.
The circuit of FIG. 4 can also use a differential mode output. In this situation, the current drawn from the supply is constant. This minimizes glitches on the VDD and on the ground line.
The transmitting IC 400 in FIG. 4 drives its transmission line in the form of signal current. The receiver includes, as shown, two common source CMOS transistor pairs, each including an n transistor 410 and p-type transistor 412. The CMOS pair receives the signals at its common source terminal. The drain of the PMOS transistor 412 is biased with a constant current and the output is defined by the drain of the second NMOS transistor. The input impedance for this receiver is defined as the parallel impedance seen at the sources of the n and p channel transistors.
The impedance can be set by adjusting the bias current through the transistors via the current source 420. Once set, the impedance becomes relatively independent of the input current through the configuration. Since the impedance is relatively constant, the reflected signal is minimized and hence transmission speed can be increased.
A more detailed schematic of the receiver circuit 410 is shown in FIG. 5. Common source transistors 500, 502 receive the signal at their connected source terminals. The current signal is then mirrored in mirror transistor 504, to form a conventional CMOS logic level. The input impedance for this circuit is set by bias current through current source 508. In this embodiment, the bias current is sent to 3 ma, although the bias current can be changed for different applications.
The circuit 410 shows a dual-ended differential input, with one part on line 503, and the other part on line 501 driving common source transistors 504, 506. Each of the current mirrors 510, 512 change the current to a conventional CMOS level. The circuit can also be used in a single ended mode, by sending only a single line of information.
The output drivers can operate in a current mode output driver mode. FIG. 6 shows a first embodiment using a differential pair 600, 602 with open drains that form the differential output. The output impedance of the receiver serves as the load for this circuit. The circuit steers a current that is determined by the bias current source 604 for full differential operation. The logic low level corresponds to negative I bias, and logic high level corresponds to no current.
FIG. 7A shows the output waveform of the circuit when driving a 50 ohm, 1 foot coax cable. FIG. 7B shows the ground glitches which are much less than in the previous circuit. The input CMOS voltage 610 is first connected to two CMOS transistor pairs 612, 614. The output of the first stage 612 is buffered by a follower 616, and input to one gate of transistor 602 of the differential pair 600/602.
The voltage VIN is again inverted by the second CMOS transistor pair 614 and input to a second follower 618. Hence, this first current design includes CMOS transistors to buffer and invert the signal as well as two differential followers arranged in a push-pull arrangement, driving a differential pair.
The second embodiment, shown in FIG. 8, connects the input CMOS circuit current 604 through a single class A amplifier 800. Again, the input voltage is buffered by first CMOS transistor pair 802, and a second CMOS transistor pair 804 to form both an inverted and a non-inverted signal. These signals are connected to PMOS transistors 806 which are connected to current mirror 808. The output of the current mirror 808 drives the base of a class A transistor 810 which is itself current mirrored by transistor 812. The current mirroring by 812 drives a PMOS transistor 814 that produces the output voltage. A corresponding negative operation to the above produces the negative output voltage 818.
FIG. 9A shows a exemplary output, and FIG. 9B shows the exemplary ground bounce of such a circuit.
This second embodiment has the additional advantage that is produces a CMOS compatible output voltage when connected to a CMOS IC with high gate impedance.
Power
Consumption Ground Bounce Bidirectional
mWatts mVolts Operation
Conventional 33 600 No
CMOS
Current Mode
10 200 Yes
Design I
Current Mode 21 100 Yes
Design II
Although only a few embodiments have been described in detail above, other embodiments are contemplated by the inventor and are intended to be encompassed within the following claims. In addition, other modifications are contemplated and are also intended to be covered.

Claims (14)

1. An image sensor, comprising:
an image acquisition portion;
an image processing portion, receiving image information from said image acquisition portion, said image processing portion including a CMOS circuitry with CMOS differential outputs having an output impedance;
an image receiving portion, having at least a pair of transistors and an input impedance, receiving said image information from said CMOS outputs, said image processing portion producing a current mode output and said image receiving portion receiving said current mode output; and
an active impedance matching device having a current source, said active impedance matching device being adapted to match said output impedance of said image processing portion to said input impedance of said image receiving portion by adjusting, with said current source, a bias current through said at least a pair of transistors.
2. A sensor as in claim 1 wherein said impedance matching device comprises a circuit on said image processing portion.
3. A sensor as in claim 2 wherein an output circuit of said image processing portion includes a transistor adapted to receive a current bias, wherein a magnitude of the current bias sets the output impedance of said image processing portion.
4. A sensor as in claim 1 wherein said impedance matching device comprises a circuit on said image receiving portion.
5. A sensor as in claim 1 wherein said impedance matching portion comprises a first circuit on said image processing portion and a second circuit on said image receiving portion.
6. A sensor as in claim 5 wherein said first and second circuits include respective elements adapted to receive respective current biases, and wherein respective magnitudes of the current biases set the respective impedances.
7. A sensor as in claim 1, wherein said image receiving portion includes a current mirror part, that mirrors an input current.
8. A sensor as in claim 1 wherein said image acquisition portion is an active pixel sensor with a photosensor, an in-pixel buffer, and an in pixel select transistor.
9. A sensor comprising:
an image acquisition portion;
an image processing portion, receiving image information from said image acquisition portion, said image processing portion including a CMOS circuitry with CMOS differential outputs having an output impedance;
an image receiving portion, having an input impedance, receiving said image information from said CMOS outputs, said image processing portion producing a current mode output and said image receiving portion receiving said current mode output;
an active impedance matching device, said active impedance matching device being adapted to match said output impedance of said image processing portion to said input impedance of said image receiving portion by adjusting a bias current with a current source through at least one biased device in a way that renders said input impedance relatively independent of an input current; and
a current mode driver having an output voltage swing of less than 0.5 volts.
10. A sensor comprising:
an image acquisition portion;
an image processing portion, said image processing portion being adapted to receive image information from said image acquisition portion at a differential input; and
an impedance matching device, said impedance matching device being adapted to match an output impedance of said image acquisition portion to an input impedance of said image processing portion by adjusting bias current through at least one biased device in a way that renders said input impedance relatively independent of an input current; and
a current mode driver having an output voltage swing of less than 0.5 volts, wherein said image acquisition portion and said image processing portion each operate in current mode.
11. An image sensor, comprising:
an image acquisition portion, wherein said image acquisition portion is an active pixel sensor with a photosensor, an in-pixel buffer, and an in pixel select transistor;
an image processing portion, receiving image information from said image acquisition portion, said image processing portion including a CMOS circuitry with CMOS differential outputs having an output impedance;
an image receiving portion, having an input impedance, receiving said image information from said CMOS outputs, said image processing portion producing a current mode output and said image receiving portion receiving said current mode output; and
an active impedance matching device, said active impedance matching device being adapted to match said output impedance of said image processing portion to said input impedance of said image receiving portion;
wherein said image acquisition portion and said image processing portion operates at substantially zero voltage.
12. An image sensor, comprising:
an image acquisition portion;
an image processing portion having a current source, said image processing portion being adapted to receive image information from said image acquisition portion at a differential input; and
an impedance matching device having a current source, said impedance matching device being adapted to match an output impedance of said image acquisition portion to an input impedance of said image processing portion by adjusting bias current, from said current source, through said at least a pair of transistors in a way that renders said input impedance relatively independent of an input current.
13. An image sensor as in claim 12, wherein said image acquisition portion and said image processing portion each operate in current mode.
14. An image sensor, comprising:
an image acquisition portion;
an image processing portion, said image processing portion being adapted to receive image information from said image acquisition portion at a differential input; and
an impedance matching device, said impedance matching device being adapted to match an output impedance of said image acquisition portion to an input impedance of said image processing portion by adjusting bias current through at least one biased device in a way that renders said input impedance relatively independent of an input current;
wherein said image acquisition portion and said image processing portion each operate in current mode, and
wherein said image acquisition portion and said image processing portion operate at substantially zero voltage.
US09/359,056 1998-07-22 1999-07-21 High resolution CMOS circuit using a matched impedance output transmission line Expired - Lifetime US7119839B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US09/359,056 US7119839B1 (en) 1998-07-22 1999-07-21 High resolution CMOS circuit using a matched impedance output transmission line
US11/508,262 US20060279651A1 (en) 1998-07-22 2006-08-23 High resolution CMOS circuit using a marched impedance output transmission line

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US9383598P 1998-07-22 1998-07-22
US09/359,056 US7119839B1 (en) 1998-07-22 1999-07-21 High resolution CMOS circuit using a matched impedance output transmission line

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/508,262 Continuation US20060279651A1 (en) 1998-07-22 2006-08-23 High resolution CMOS circuit using a marched impedance output transmission line

Publications (1)

Publication Number Publication Date
US7119839B1 true US7119839B1 (en) 2006-10-10

Family

ID=37072447

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/359,056 Expired - Lifetime US7119839B1 (en) 1998-07-22 1999-07-21 High resolution CMOS circuit using a matched impedance output transmission line
US11/508,262 Abandoned US20060279651A1 (en) 1998-07-22 2006-08-23 High resolution CMOS circuit using a marched impedance output transmission line

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/508,262 Abandoned US20060279651A1 (en) 1998-07-22 2006-08-23 High resolution CMOS circuit using a marched impedance output transmission line

Country Status (1)

Country Link
US (2) US7119839B1 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060176383A1 (en) * 2005-02-04 2006-08-10 Fujitsu Limited Semiconductor apparatus with crosstalk noise reduction circuit
US9516239B2 (en) 2012-07-26 2016-12-06 DePuy Synthes Products, Inc. YCBCR pulsed illumination scheme in a light deficient environment
US9641815B2 (en) 2013-03-15 2017-05-02 DePuy Synthes Products, Inc. Super resolution and color motion artifact correction in a pulsed color imaging system
US9777913B2 (en) 2013-03-15 2017-10-03 DePuy Synthes Products, Inc. Controlling the integral light energy of a laser pulse
US10084944B2 (en) 2014-03-21 2018-09-25 DePuy Synthes Products, Inc. Card edge connector for an imaging sensor
US10251530B2 (en) 2013-03-15 2019-04-09 DePuy Synthes Products, Inc. Scope sensing in a light controlled environment
US10568496B2 (en) 2012-07-26 2020-02-25 DePuy Synthes Products, Inc. Continuous video in a light deficient environment
US11266305B2 (en) 2013-02-28 2022-03-08 DePuy Synthes Products, Inc. Videostroboscopy of vocal cords with CMOS sensors

Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4441080A (en) * 1981-12-17 1984-04-03 Bell Telephone Laboratories, Incorporated Amplifier with controlled gain
US4719369A (en) * 1985-08-14 1988-01-12 Hitachi, Ltd. Output circuit having transistor monitor for matching output impedance to load impedance
US4859880A (en) * 1988-06-16 1989-08-22 International Business Machines Corporation High speed CMOS differential driver
US5050194A (en) * 1989-03-30 1991-09-17 Plessey Overseas Limited High speed asynchronous data interface
US5264744A (en) * 1989-11-21 1993-11-23 Hitachi, Ltd. Complementary signal transmission circuit with impedance matching circuitry
US5512853A (en) * 1994-03-17 1996-04-30 Fujitsu Limited Interface circuit adaptive to high speed and low voltage operation
US5656952A (en) * 1995-11-13 1997-08-12 Analog Devices, Inc. All-MOS differential high speed output driver for providing positive-ECL levels into a variable load impedance
US5739714A (en) * 1995-10-24 1998-04-14 Lucent Technologies, Inc. Apparatus for controlling ground bounce
US5760601A (en) * 1996-08-26 1998-06-02 International Business Machines Corporation Transmission line driver circuit for matching transmission line characteristic impedance
US5767699A (en) * 1996-05-28 1998-06-16 Sun Microsystems, Inc. Fully complementary differential output driver for high speed digital communications
US5811984A (en) * 1995-10-05 1998-09-22 The Regents Of The University Of California Current mode I/O for digital circuits
US5886659A (en) * 1996-08-21 1999-03-23 California Institute Of Technology On-focal-plane analog-to-digital conversion for current-mode imaging devices
US5898168A (en) * 1997-06-12 1999-04-27 International Business Machines Corporation Image sensor pixel circuit
US5933041A (en) * 1997-01-28 1999-08-03 Vlsi Technology, Inc. Output driver with constant source impedance
US6075384A (en) * 1997-03-27 2000-06-13 Samsung Electronics, Co., Ltd. Current-mode bidirectional input/output buffer
US6344765B2 (en) * 1996-08-29 2002-02-05 Fujitsu Limited Signal transmission with reduced ringing of signals

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4441080A (en) * 1981-12-17 1984-04-03 Bell Telephone Laboratories, Incorporated Amplifier with controlled gain
US4719369A (en) * 1985-08-14 1988-01-12 Hitachi, Ltd. Output circuit having transistor monitor for matching output impedance to load impedance
US4859880A (en) * 1988-06-16 1989-08-22 International Business Machines Corporation High speed CMOS differential driver
US5050194A (en) * 1989-03-30 1991-09-17 Plessey Overseas Limited High speed asynchronous data interface
US5264744A (en) * 1989-11-21 1993-11-23 Hitachi, Ltd. Complementary signal transmission circuit with impedance matching circuitry
US5512853A (en) * 1994-03-17 1996-04-30 Fujitsu Limited Interface circuit adaptive to high speed and low voltage operation
US5811984A (en) * 1995-10-05 1998-09-22 The Regents Of The University Of California Current mode I/O for digital circuits
US5739714A (en) * 1995-10-24 1998-04-14 Lucent Technologies, Inc. Apparatus for controlling ground bounce
US5656952A (en) * 1995-11-13 1997-08-12 Analog Devices, Inc. All-MOS differential high speed output driver for providing positive-ECL levels into a variable load impedance
US5767699A (en) * 1996-05-28 1998-06-16 Sun Microsystems, Inc. Fully complementary differential output driver for high speed digital communications
US5886659A (en) * 1996-08-21 1999-03-23 California Institute Of Technology On-focal-plane analog-to-digital conversion for current-mode imaging devices
US5760601A (en) * 1996-08-26 1998-06-02 International Business Machines Corporation Transmission line driver circuit for matching transmission line characteristic impedance
US6344765B2 (en) * 1996-08-29 2002-02-05 Fujitsu Limited Signal transmission with reduced ringing of signals
US5933041A (en) * 1997-01-28 1999-08-03 Vlsi Technology, Inc. Output driver with constant source impedance
US6075384A (en) * 1997-03-27 2000-06-13 Samsung Electronics, Co., Ltd. Current-mode bidirectional input/output buffer
US5898168A (en) * 1997-06-12 1999-04-27 International Business Machines Corporation Image sensor pixel circuit

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
H.B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Addison-Wesley VLSI Systems Series, 1990.

Cited By (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060176383A1 (en) * 2005-02-04 2006-08-10 Fujitsu Limited Semiconductor apparatus with crosstalk noise reduction circuit
US7477300B2 (en) * 2005-02-04 2009-01-13 Fujitsu Limited Semiconductor apparatus with crosstalk noise reduction circuit
US11070779B2 (en) 2012-07-26 2021-07-20 DePuy Synthes Products, Inc. YCBCR pulsed illumination scheme in a light deficient environment
US10785461B2 (en) 2012-07-26 2020-09-22 DePuy Synthes Products, Inc. YCbCr pulsed illumination scheme in a light deficient environment
US9762879B2 (en) 2012-07-26 2017-09-12 DePuy Synthes Products, Inc. YCbCr pulsed illumination scheme in a light deficient environment
US11863878B2 (en) 2012-07-26 2024-01-02 DePuy Synthes Products, Inc. YCBCR pulsed illumination scheme in a light deficient environment
US11083367B2 (en) 2012-07-26 2021-08-10 DePuy Synthes Products, Inc. Continuous video in a light deficient environment
US9516239B2 (en) 2012-07-26 2016-12-06 DePuy Synthes Products, Inc. YCBCR pulsed illumination scheme in a light deficient environment
US10277875B2 (en) 2012-07-26 2019-04-30 DePuy Synthes Products, Inc. YCBCR pulsed illumination scheme in a light deficient environment
US10568496B2 (en) 2012-07-26 2020-02-25 DePuy Synthes Products, Inc. Continuous video in a light deficient environment
US11266305B2 (en) 2013-02-28 2022-03-08 DePuy Synthes Products, Inc. Videostroboscopy of vocal cords with CMOS sensors
US10205877B2 (en) 2013-03-15 2019-02-12 DePuy Synthes Products, Inc. Super resolution and color motion artifact correction in a pulsed color imaging system
US10670248B2 (en) 2013-03-15 2020-06-02 DePuy Synthes Products, Inc. Controlling the integral light energy of a laser pulse
US10917562B2 (en) 2013-03-15 2021-02-09 DePuy Synthes Products, Inc. Super resolution and color motion artifact correction in a pulsed color imaging system
US10251530B2 (en) 2013-03-15 2019-04-09 DePuy Synthes Products, Inc. Scope sensing in a light controlled environment
US9641815B2 (en) 2013-03-15 2017-05-02 DePuy Synthes Products, Inc. Super resolution and color motion artifact correction in a pulsed color imaging system
US11185213B2 (en) 2013-03-15 2021-11-30 DePuy Synthes Products, Inc. Scope sensing in a light controlled environment
US11674677B2 (en) 2013-03-15 2023-06-13 DePuy Synthes Products, Inc. Controlling the integral light energy of a laser pulse
US9777913B2 (en) 2013-03-15 2017-10-03 DePuy Synthes Products, Inc. Controlling the integral light energy of a laser pulse
US10911649B2 (en) 2014-03-21 2021-02-02 DePuy Synthes Products, Inc. Card edge connector for an imaging sensor
US10084944B2 (en) 2014-03-21 2018-09-25 DePuy Synthes Products, Inc. Card edge connector for an imaging sensor
US11438490B2 (en) 2014-03-21 2022-09-06 DePuy Synthes Products, Inc. Card edge connector for an imaging sensor

Also Published As

Publication number Publication date
US20060279651A1 (en) 2006-12-14

Similar Documents

Publication Publication Date Title
US20060279651A1 (en) High resolution CMOS circuit using a marched impedance output transmission line
US5206544A (en) CMOS off-chip driver with reduced signal swing and reduced power supply disturbance
EP0475711B1 (en) System for transferring data between IC chips
JP2902016B2 (en) Signal transmission method and circuit
US4414480A (en) CMOS Circuit using transmission line interconnections
US5578943A (en) Signal transmitter and apparatus incorporating same
US20020000847A1 (en) Signal transmission with reduced ringing of signals
WO1999055083A1 (en) Cmos imaging apparatus
US4704549A (en) CMOS to ECL converter-buffer
US6753700B2 (en) Universal single-ended parallel bus
US4994690A (en) Split level bus
JPH06224733A (en) Transmission and reception circuits, and method therefor
AU6538996A (en) Universal sender device
EP0851434B1 (en) Sample hold circuit and semiconductor device having the same
JP2000353035A (en) Signal communication interface formed by integrating single-end type and differential type
EP0721255A2 (en) PECL input buffer
US8054303B2 (en) Transmitter and receiver capable of reducing current consumption and signal lines for data transfer
KR20070008524A (en) Current transfer logic
US6747476B2 (en) Method and apparatus for non-linear termination of a transmission line
US5397940A (en) Buffer system with reduced interference
US8994403B2 (en) Apparatus and method for signal transmission over a channel
US6359465B1 (en) CMOS small signal switchable adjustable impedence terminator network
US8212758B2 (en) Source driver and display utilizing the source driver
US7315182B2 (en) Circuit to observe internal clock and control signals in a receiver with integrated termination and common mode control
US20040170131A1 (en) Signal transmission circuits that use multiple input signals to generate a respective transmit signal

Legal Events

Date Code Title Description
AS Assignment

Owner name: PHOTOBIT CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MANSOORIAN, BARMAK;REEL/FRAME:010235/0394

Effective date: 19990902

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PHOTOBIT CORPORATION;REEL/FRAME:012745/0385

Effective date: 20011121

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PHOTOBIT CORPORATION;REEL/FRAME:014007/0590

Effective date: 20011121

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: APTINA IMAGING CORPORATION, CAYMAN ISLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023245/0186

Effective date: 20080926

Owner name: APTINA IMAGING CORPORATION,CAYMAN ISLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023245/0186

Effective date: 20080926

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553)

Year of fee payment: 12