US7107469B2 - Power down processing islands - Google Patents

Power down processing islands Download PDF

Info

Publication number
US7107469B2
US7107469B2 US10/604,328 US60432803A US7107469B2 US 7107469 B2 US7107469 B2 US 7107469B2 US 60432803 A US60432803 A US 60432803A US 7107469 B2 US7107469 B2 US 7107469B2
Authority
US
United States
Prior art keywords
island
processing
memory
data
islands
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US10/604,328
Other versions
US20050041448A1 (en
Inventor
Rafael Blanco
John M. Cohn
Kenneth J. Goodnow
Douglas W. Stout
Sebastian T. Ventrone
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GOODNOW, KENNETH J, BLANCO, RAFAEL, STOUT, DOUGLAS W, VENTRONE, SEBASTIAN T., COHN, JOHN M
Priority to US10/604,328 priority Critical patent/US7107469B2/en
Priority to CNB2004800193009A priority patent/CN100545948C/en
Priority to DE602004020620T priority patent/DE602004020620D1/en
Priority to JP2006518964A priority patent/JP2007531073A/en
Priority to EP04778016A priority patent/EP1644964B1/en
Priority to PCT/US2004/022267 priority patent/WO2005008732A2/en
Priority to AT04778016T priority patent/ATE429015T1/en
Priority to KR1020067000021A priority patent/KR100772750B1/en
Publication of US20050041448A1 publication Critical patent/US20050041448A1/en
Publication of US7107469B2 publication Critical patent/US7107469B2/en
Application granted granted Critical
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/143—Detection of memory cassette insertion or removal; Continuity checks of supply or ground lines; Detection of supply variations, interruptions or levels ; Switching between alternative supplies
    • G11C5/144—Detection of predetermined disconnection or reduction of power supply, e.g. power down or power standby
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/2227—Standby or low power modes
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • the present invention relates to a structure and associated method to selectively control power to a processing island on a semiconductor device.
  • a typical electronic structure requires power to function.
  • Integrated circuits may comprise a plurality of electronic structures and therefore may require a large amount of power to function. Providing a large amount of power is costly and inefficient. Therefore there exists a need to reduce power consumption by integrated circuits comprising a plurality of electronic structures.
  • the present invention provides a semiconductor device comprising:
  • each said structure comprising an input island, a processing island, and an output island formed within the semiconductor device, wherein the in-put island is adapted to accept a specified amount of data, wherein the input island is further adapted to enable a means for providing a first specified voltage for powering the processing island after accepting the specified amount of data, wherein the processing island is adapted to receive and process the specified amount of data from the input island upon said powering by the first specified voltage, wherein the output island is adapted to be powered by a second specified voltage, wherein the processing island is further adapted to transmit the processed data to the output island upon said powering by the second specified voltage, and wherein the first specified voltage is adapted to be disabled thereby removing power from processing island upon completion of transmission of the processed data to the output island.
  • the present invention provides a semiconductor device comprising:
  • each of said memory islands are adapted to accept a specified amount of data
  • each of said processing islands are adapted to receive and process the specified amount of data from each of said memory islands
  • each of said memory islands are further adapted to accept the processed data from each of said processing islands
  • the control island is adapted to supervise and control data transfer between said memory islands and said processing islands
  • the control island comprises means for enabling and disabling a plurality of voltages for powering each of said memory islands and each of said processing islands.
  • the present invention provides a method comprising:
  • the input island means for providing a first specified voltage for powering the processing island after collecting the specified amount of data
  • the present invention provides a method comprising:
  • control island enabling and disabling by the control island a plurality of voltages for powering each of said memory islands and each of said processing islands.
  • FIG. 1 illustrates a block diagram view of a semiconductor device comprising an input island, a processing island, and an output island in accordance with embodiments of the present invention.
  • FIG. 2 illustrates an alternative embodiment of FIG. 1 showing a block diagram view of a semiconductor device comprising a plurality of structures in accordance with embodiments of the present invention.
  • FIG. 3 illustrates an alternative embodiment of FIGS. 1 and 2 showing a block diagram view of a semiconductor device comprising an individual control island in accordance with embodiments of the present invention.
  • FIG. 1 illustrates a block diagram view of a semiconductor device 18 comprising a structure 2 that comprises an in-put island 14 , a processing island 8 , and an output island 12 in accordance with embodiments of the present invention.
  • the input island 14 , the processing island 8 , and the output island 12 are each on their own island comprising their own individual supply voltage for powering each island. Alternatively, the input island 14 and the output island 12 may be on the same island comprising the same supply voltage.
  • the input island 14 is adapted to accept a specified amount of data from an external device (i.e., another semiconductor device, etc) or another structure within the semiconductor device (e.g., see semiconductor device 20 in FIG. 2 as discussed, infra).
  • the input island 14 may comprise a memory device 5 and a control device 4 .
  • the memory device 5 is used to temporarily store the specified amount of data.
  • the memory device 5 may be any memory device known to a person of ordinary skill in the art including, inter alia, random access memory (RAM), a buffer, etc.
  • the memory device 5 may comprise, inter alia, a first in-first out (FIFO) data structure, a last in-first out (LIFO) data structure, etc.
  • the control device 4 enables a first means for providing a first specified supply voltage for powering the processing island 8 after accepting the specified amount of data.
  • the means for providing the first specified supply voltage may be a switching means.
  • the switching means may be any switching means known to a person of ordinary skill in the art including, inter alia, a mosfet, a transistor, a relay, etc.
  • the processing island 8 is adapted to receive and process the specified amount of data from the input island 14 upon said powering by the first specified supply voltage.
  • the control device 4 Upon completion of said processing by the processing island 8 , the control device 4 enables a second means for providing a second specified supply voltage for powering the output island 12 .
  • the processing island 8 is further adapted to transmit the processed data to the output island 12 upon said powering by the second specified supply voltage.
  • Said first means disables the first specified supply voltage thereby removing power from processing island 8 upon completion of transmission of the processed data to the output island 12 .
  • the output island 12 may comprise a memory device 10 .
  • the memory device 10 may be equivalent to the memory device 5 .
  • the output island 12 may transmit the processed data to an external output device such as, inter alia, another semiconductor device, a video monitor, an audio amplifier, a printer, etc.
  • the output island 12 may transmit the processed data to another structure on the semiconductor 18 (e.g., see semiconductor 20 in FIG. 3 as discussed, infra) for further processing.
  • said second means may be disabled thereby removing power from the output island 12 .
  • Said second means may be disabled by the control device 12 or alternatively said second means may be disabled by a control device 7 within the output island 12 .
  • the first input island 14 may be powered by a third specified supply voltage and the third specified supply voltage may be disabled when the first input island 14 is not in use. As an alternative, the input island 14 may pass data directly to the output island 12 thereby bypassing the processing island 8 .
  • the first specified supply voltage, the second specified supply voltage, and the third specified supply voltage may not be equivalent to each other.
  • Processing data may include, inter alia, compression, decompression, performing calculations, decoding, encoding, arranging, prioritizing, etc.
  • the memory device 5 and the memory device 10 may arrange data for transfer as FIFO or LIFO.
  • the memory device 5 and the memory device 10 may comprise a means for prioritizing data according to importance or function.
  • the means for prioritizing data may include, inter alia, the use of tag bits to flag important data, etc.
  • the data may alternatively bypass the input memory device 5 so that the data may be transmitted directly to the processing island 8 for immediate processing.
  • the input island 14 , the processing island 8 , and the output island 12 are each only powered on while performing a function thereby lowering a total power consumption by the semiconductor device 18 .
  • FIG. 2 illustrates an alternative embodiment of FIG. 1 showing a block diagram view of a semiconductor device 20 comprising a plurality of structures 2 , 17 , 19 , 21 , 24 , and 26 each comprising an input island 14 , a processing island 8 , and an output island 12 in accordance with embodiments of the present invention.
  • the semiconductor device 20 comprises the plurality of structures 2 , 17 , 19 , 21 , 24 , and 26 .
  • the plurality of structures 2 , 17 , 19 , 21 , 24 , and 26 are in various configurations for communicating and transferring data between each other. Please note that the configuration of FIG. 2 is shown for illustrative purposes only and that various other configurations may be used.
  • a first specified amount of data may be inputted into structure 19 for processing (see description of FIG. 1 ).
  • the data may be transmitted from structure 19 to structure 21 for further processing.
  • the data may be looped a plurality of times through structure 21 for further processing.
  • the data may be transmitted to structure 17 for a final processing step.
  • the completely processed data may be transmitted from structure 17 to an external output device such as, inter alia, another semiconductor device, a video monitor, an audio amplifier, a printer, etc.
  • the data processed by structure 19 may be transmitted to structure 26 (i.e., instead of structure 21 as discussed supra) for further processing.
  • the data is processed by structure 26 and transmitted to structure 2 .
  • the data is then processed by structure 2 and transmitted to structure 17 for final processing.
  • the completely processed data is transmitted from structure 17 to an external output device as discussed supra.
  • a second specified amount of data may be inputted into structure 24 for processing (see description of FIG. 1 ).
  • the data is transmitted from structure 24 to structure 26 for further processing.
  • Structure 26 transmits the data to structure 2 for processing and structure 2 transmits the data to structure 17 for final processing.
  • the completely processed data is transmitted from structure 17 to an external output device as discussed supra.
  • All of the structures 2 , 17 , 19 , 21 , 24 , and 26 comprise the same functionality as structure 2 as described in FIG. 1 supra.
  • Each of said structures 2 , 17 , 19 , 21 , 24 , and 26 may function independently or each of said structures 2 , 17 , 19 , 21 , 24 , and 26 may perform together as a group.
  • FIG. 3 illustrates an alternative embodiment of FIGS. 1 and 2 showing a block diagram view of a semiconductor device 67 comprising, an individual control island 45 , a plurality of processing islands 49 , 51 , and 54 , and a plurality of memory islands 47 , 55 , and 57 each comprising a memory device in accordance with embodiments of the present invention.
  • the semiconductor device 67 comprises one central control island 45 to control data flow. Additionally, the central control island 45 controls and enabling and disabling the means for providing the specified supply voltage for the processing islands 49 , 51 , and 54 and the memory islands 47 , 55 , and 57 .
  • the memory islands 47 , 55 , and 57 each may comprise a memory device that may function as an input memory device or an output memory device.
  • Each of memory islands 47 , 55 , and 57 comprise a corresponding link 59 , 61 , and, 63 to the control unit 45 to communicate to the control unit 45 as to when data is ready for processing.
  • the control unit 45 unit enables a means for providing a specified supply voltage for powering the processing island 49 .
  • the data is sent to memory island 55 to await further processing and the means for providing the specified supply voltage to the processing island 49 is disabled thereby removing power to the processing island 49 .
  • the control unit 45 unit When the memory island 55 communicates to the control unit 45 that data is ready for processing, the control unit 45 unit enables a means for providing a specified supply voltage for powering the processing island 51 . After the data is processed, the data is sent to memory island 57 to await further processing and the means for providing the specified supply voltage to the processing island 51 is disabled thereby removing power to the processing island 51 .
  • the control unit 45 unit enables a means for providing a specified supply voltage for powering the processing island 54 . After the data is processed, the data is sent to memory island 56 to await output to an external output device such as, inter alia, another semiconductor device, a video monitor, an audio amplifier, a printer, etc. and the means for providing the specified supply voltage to the processing island 54 is disabled thereby removing power to the processing island 54 .
  • an external output device such as, inter alia, another semiconductor device, a video monitor, an audio amplifier, a printer, etc.
  • the means for providing the specified supply voltage to the processing island 54 is disabled thereby removing

Abstract

A structure and associated method of processing data on a semi-conductor device comprising an input island, a processing island, and an output island formed on the semiconductor device. The input island is adapted to accept a specified amount of data and enable a means for providing a first specified voltage for powering the processing island after accepting the specified amount of data. The processing island is adapted to receive and process the specified amount of data from the input island upon powering the processing island by the first specified voltage. The output island is adapted to be powered by a second specified voltage. The processing island is further adapted to transmit the processed data to the output island upon said powering by the second specified voltage. The first specified voltage is adapted to be disabled thereby removing power from processing island upon completion of transmission of the processed data to the output island.

Description

BACKGROUND OF INVENTION
1. Technical Field
The present invention relates to a structure and associated method to selectively control power to a processing island on a semiconductor device.
2. Related Art
A typical electronic structure requires power to function.
Integrated circuits may comprise a plurality of electronic structures and therefore may require a large amount of power to function. Providing a large amount of power is costly and inefficient. Therefore there exists a need to reduce power consumption by integrated circuits comprising a plurality of electronic structures.
SUMMARY OF INVENTION
The present invention provides a semiconductor device comprising:
at least one structure, each said structure comprising an input island, a processing island, and an output island formed within the semiconductor device, wherein the in-put island is adapted to accept a specified amount of data, wherein the input island is further adapted to enable a means for providing a first specified voltage for powering the processing island after accepting the specified amount of data, wherein the processing island is adapted to receive and process the specified amount of data from the input island upon said powering by the first specified voltage, wherein the output island is adapted to be powered by a second specified voltage, wherein the processing island is further adapted to transmit the processed data to the output island upon said powering by the second specified voltage, and wherein the first specified voltage is adapted to be disabled thereby removing power from processing island upon completion of transmission of the processed data to the output island.
The present invention provides a semiconductor device comprising:
a plurality of memory islands, a plurality of processing islands, and a control island formed within the semiconductor device, wherein each of said memory islands are adapted to accept a specified amount of data, wherein each of said processing islands are adapted to receive and process the specified amount of data from each of said memory islands, wherein each of said memory islands are further adapted to accept the processed data from each of said processing islands, wherein the control island is adapted to supervise and control data transfer between said memory islands and said processing islands, wherein the control island comprises means for enabling and disabling a plurality of voltages for powering each of said memory islands and each of said processing islands.
The present invention provides a method comprising:
providing a structure comprising an input island, a processing island, and an output island formed within a semiconductor device;
collecting by the input island a specified amount of data;
enabling by the input island means for providing a first specified voltage for powering the processing island after collecting the specified amount of data;
receiving by the processing island the specified amount of data from the input island upon said powering by the first specified voltage;
    • processing by the processing island the specified amount of data from the input island;
powering by a second specified voltage the output island;
transmitting by the processing island the processed data to the output island upon said powering by the second specified voltage; and
    • disabling the first specified voltage thereby removing power from processing island upon completion of transmission of the processed data to the output island.
The present invention provides a method comprising:
providing a plurality of memory islands, a plurality of processing islands, and a control island formed within a semiconductor device;
collecting by each of said memory islands an individually specified amount of data;
receiving and processing by each of said processing islands the individually specified amount of data from each of said corresponding memory islands;
collecting by each of said memory islands the processed data from each of said corresponding processing islands;
controlling and supervising by the control island data transfer between each of said memory islands and each of said processing islands;
enabling and disabling by the control island a plurality of voltages for powering each of said memory islands and each of said processing islands.
BRIEF DESCRIPTION OF DRAWINGS
FIG. 1 illustrates a block diagram view of a semiconductor device comprising an input island, a processing island, and an output island in accordance with embodiments of the present invention.
FIG. 2 illustrates an alternative embodiment of FIG. 1 showing a block diagram view of a semiconductor device comprising a plurality of structures in accordance with embodiments of the present invention.
FIG. 3 illustrates an alternative embodiment of FIGS. 1 and 2 showing a block diagram view of a semiconductor device comprising an individual control island in accordance with embodiments of the present invention.
 DETAILED DESCRIPTION
FIG. 1 illustrates a block diagram view of a semiconductor device 18 comprising a structure 2 that comprises an in-put island 14, a processing island 8, and an output island 12 in accordance with embodiments of the present invention. The input island 14, the processing island 8, and the output island 12 are each on their own island comprising their own individual supply voltage for powering each island. Alternatively, the input island 14 and the output island 12 may be on the same island comprising the same supply voltage. The input island 14 is adapted to accept a specified amount of data from an external device (i.e., another semiconductor device, etc) or another structure within the semiconductor device (e.g., see semiconductor device 20 in FIG. 2 as discussed, infra). The input island 14 may comprise a memory device 5 and a control device 4. The memory device 5 is used to temporarily store the specified amount of data. The memory device 5 may be any memory device known to a person of ordinary skill in the art including, inter alia, random access memory (RAM), a buffer, etc. The memory device 5 may comprise, inter alia, a first in-first out (FIFO) data structure, a last in-first out (LIFO) data structure, etc. The control device 4 enables a first means for providing a first specified supply voltage for powering the processing island 8 after accepting the specified amount of data. The means for providing the first specified supply voltage may be a switching means. The switching means may be any switching means known to a person of ordinary skill in the art including, inter alia, a mosfet, a transistor, a relay, etc. The processing island 8 is adapted to receive and process the specified amount of data from the input island 14 upon said powering by the first specified supply voltage. Upon completion of said processing by the processing island 8, the control device 4 enables a second means for providing a second specified supply voltage for powering the output island 12. The processing island 8 is further adapted to transmit the processed data to the output island 12 upon said powering by the second specified supply voltage. Said first means disables the first specified supply voltage thereby removing power from processing island 8 upon completion of transmission of the processed data to the output island 12. The output island 12 may comprise a memory device 10. The memory device 10 may be equivalent to the memory device 5. The output island 12 may transmit the processed data to an external output device such as, inter alia, another semiconductor device, a video monitor, an audio amplifier, a printer, etc. Alternatively, the output island 12 may transmit the processed data to another structure on the semiconductor 18 (e.g., see semiconductor 20 in FIG. 3 as discussed, infra) for further processing. Once the output island 12 transmits all of the processed data, said second means may be disabled thereby removing power from the output island 12. Said second means may be disabled by the control device 12 or alternatively said second means may be disabled by a control device 7 within the output island 12. The first input island 14 may be powered by a third specified supply voltage and the third specified supply voltage may be disabled when the first input island 14 is not in use. As an alternative, the input island 14 may pass data directly to the output island 12 thereby bypassing the processing island 8. The first specified supply voltage, the second specified supply voltage, and the third specified supply voltage may not be equivalent to each other. Processing data may include, inter alia, compression, decompression, performing calculations, decoding, encoding, arranging, prioritizing, etc. As discussed supra, the memory device 5 and the memory device 10 may arrange data for transfer as FIFO or LIFO. Alternatively, the memory device 5 and the memory device 10 may comprise a means for prioritizing data according to importance or function. The means for prioritizing data may include, inter alia, the use of tag bits to flag important data, etc. The data may alternatively bypass the input memory device 5 so that the data may be transmitted directly to the processing island 8 for immediate processing. In summary, the input island 14, the processing island 8, and the output island 12 are each only powered on while performing a function thereby lowering a total power consumption by the semiconductor device 18.
FIG. 2 illustrates an alternative embodiment of FIG. 1 showing a block diagram view of a semiconductor device 20 comprising a plurality of structures 2, 17, 19, 21, 24, and 26 each comprising an input island 14, a processing island 8, and an output island 12 in accordance with embodiments of the present invention. In contrast with FIG. 1, the semiconductor device 20 comprises the plurality of structures 2, 17, 19, 21, 24, and 26. The plurality of structures 2, 17, 19, 21, 24, and 26 are in various configurations for communicating and transferring data between each other. Please note that the configuration of FIG. 2 is shown for illustrative purposes only and that various other configurations may be used. A first specified amount of data may be inputted into structure 19 for processing (see description of FIG. 1). The data may be transmitted from structure 19 to structure 21 for further processing. The data may be looped a plurality of times through structure 21 for further processing. Upon completion of processing by the structure 21, the data may be transmitted to structure 17 for a final processing step. The completely processed data may be transmitted from structure 17 to an external output device such as, inter alia, another semiconductor device, a video monitor, an audio amplifier, a printer, etc. Alternatively, the data processed by structure 19 may be transmitted to structure 26 (i.e., instead of structure 21 as discussed supra) for further processing. The data is processed by structure 26 and transmitted to structure 2. The data is then processed by structure 2 and transmitted to structure 17 for final processing. The completely processed data is transmitted from structure 17 to an external output device as discussed supra. A second specified amount of data may be inputted into structure 24 for processing (see description of FIG. 1). The data is transmitted from structure 24 to structure 26 for further processing. Structure 26 transmits the data to structure 2 for processing and structure 2 transmits the data to structure 17 for final processing. The completely processed data is transmitted from structure 17 to an external output device as discussed supra. All of the structures 2, 17, 19, 21, 24, and 26 comprise the same functionality as structure 2 as described in FIG. 1 supra. Each of said structures 2, 17, 19, 21, 24, and 26 may function independently or each of said structures 2, 17, 19, 21, 24, and 26 may perform together as a group.
FIG. 3 illustrates an alternative embodiment of FIGS. 1 and 2 showing a block diagram view of a semiconductor device 67 comprising, an individual control island 45, a plurality of processing islands 49, 51, and 54, and a plurality of memory islands 47, 55, and 57 each comprising a memory device in accordance with embodiments of the present invention. In contrast to FIGS. 1 and 2, the semiconductor device 67 comprises one central control island 45 to control data flow. Additionally, the central control island 45 controls and enabling and disabling the means for providing the specified supply voltage for the processing islands 49, 51, and 54 and the memory islands 47, 55, and 57. The memory islands 47, 55, and 57 each may comprise a memory device that may function as an input memory device or an output memory device. Each of memory islands 47, 55, and 57 comprise a corresponding link 59, 61, and, 63 to the control unit 45 to communicate to the control unit 45 as to when data is ready for processing. When the memory island 47 communicates to the control unit 45 that data is ready for processing, the control unit 45 unit enables a means for providing a specified supply voltage for powering the processing island 49. After the data is processed, the data is sent to memory island 55 to await further processing and the means for providing the specified supply voltage to the processing island 49 is disabled thereby removing power to the processing island 49. When the memory island 55 communicates to the control unit 45 that data is ready for processing, the control unit 45 unit enables a means for providing a specified supply voltage for powering the processing island 51. After the data is processed, the data is sent to memory island 57 to await further processing and the means for providing the specified supply voltage to the processing island 51 is disabled thereby removing power to the processing island 51. When the memory island 57 communicates to the control unit 45 that data is ready for processing, the control unit 45 unit enables a means for providing a specified supply voltage for powering the processing island 54. After the data is processed, the data is sent to memory island 56 to await output to an external output device such as, inter alia, another semiconductor device, a video monitor, an audio amplifier, a printer, etc. and the means for providing the specified supply voltage to the processing island 54 is disabled thereby removing power to the processing island 54. Please note that the configuration of FIG. 3 is shown for illustrative purposes only and that various other configurations and combinations may be used.
While embodiments of the present invention have been described herein for purposes of illustration, many modifications and changes will become apparent to those skilled in the art. Accordingly, the appended claims are intended to encompass all such modifications and changes as fall within the true spirit and scope of this invention.

Claims (28)

1. A semiconductor device, comprising:
at least one structure, each said structure comprising an input island, a processing island, and an output island formed within the semiconductor device, said input island is adapted to accept a specified amount of data, said input island is further adapted to enable a means for providing a first specified voltage for powering the processing island after accepting the specified amount of data, said processing island is adapted to receive and process the specified amount of data from the input island upon said powering by the first specified voltage, said output island is adapted to be powered by a second specified voltage, said processing island is further adapted to transmit the processed data to the output island upon said powering by the second specified voltage, and said first specified voltage is adapted to be disabled thereby removing power from processing island upon completion of transmission of the processed data to the output island.
2. The semiconductor device of claim 1, wherein the input island comprises a first memory device for collecting the specified amount of data and a control device for enabling and disabling the first specified voltage, controlling a flow of the specified data to the processing island, enabling and disabling the second specified voltage, and controlling the transmission of the processed data to the output island, and wherein the output island comprises a second memory device for collecting the processed data from the processing island.
3. The semiconductor device of claim 2, wherein the first memory device and the second memory device are buffers.
4. The semiconductor device of claim 2, wherein the first memory device and the second memory device are selected from the group consisting of first in-first out (FIFO) memory and last in-first out (LIFO) memory.
5. The semiconductor device of claim 1, wherein the first specified voltage is not equal to the second specified voltage.
6. The semiconductor device of claim 1, further comprising a third specified voltage for powering the input device, wherein the first specified voltage, the second specified voltage, and the third specified voltage are not equal to a same voltage.
7. The semiconductor device of claim 1, wherein the at least one structure comprises a plurality of said structures, wherein each of said structures comprise means for communicating and transferring data between each of said structures.
8. The semiconductor device of claim 1, further comprising means for prioritizing the specified amount of data in the input island for a specified order of transmission to the processing island.
9. A semiconductor device, comprising:
a plurality of memory islands, a plurality of processing islands, and a control island formed within the semiconductor device, said memory islands are adapted to accept a specified amount of data, said processing islands are adapted to receive and process the specified amount of data from each of said memory islands, said memory islands are further adapted to accept the processed data from each of said processing islands, said control island is adapted to supervise and control data transfer between said memory islands and said processing islands, said control island comprises means for enabling and disabling a plurality of voltages for powering each of said memory islands and each of said processing islands.
10. The semiconductor device of claim 9, wherein each of said of said memory islands are adapted to be powered only while performing a memory function, and wherein each of said processing islands are adapted to be powered only while performing a processing function.
11. The semiconductor device of claim 9, each of the plurality of voltages are not a same voltage.
12. The semiconductor device of claim 9, wherein the plurality of memory islands are buffers.
13. The semiconductor device of claim 9, wherein the plurality of memory islands are selected from the group consisting of first in-first out (FIFO) memory and last in-first out (LIFO) memory.
14. The semiconductor device of claim 9, further comprising means for prioritizing the specified amount of data in each of the plurality of memory islands for a specified order of transmission to each of the processing islands.
15. A method, comprising:
providing a structure comprising an input island, a processing island, and an output island formed within a semiconductor device;
collecting by the input island a specified amount of data;
enabling by the input island means for providing a first specified voltage for powering the processing island after collecting the specified amount of data;
receiving by the processing island the specified amount of data from the input island upon said powering by the first specified voltage;
processing by the processing island the specified amount of data from the input island;
powering by a second specified voltage the output island;
transmitting by the processing island the processed data to the output island upon said powering by the second specified voltage; and
disabling the first specified voltage thereby removing power from processing island upon completion of transmission of the processed data to the output island.
16. The method of claim 15, wherein the input island comprises a first memory device and a control device,
wherein the output island comprises a second memory device, and wherein the method further comprises;
collecting by the first memory device the specified amount of data;
enabling by the control device the means for providing the first specified voltage for powering the processing island after collecting the specified amount of data;
controlling by the control device a flow of the specified data to the processing island;
processing by the processing island the specified amount of data from the input island;
enabling by the control device the second specified voltage for powering the second memory device;
controlling, by the control device the transmission of the processed data to the second memory device;
disabling by the control device the means for providing the first specified voltage for powering the processing device upon completion of said transmitting of the processed data to the output islands.
17. The method of claim 16, wherein the first memory device and the second memory device are buffers.
18. The method of claim 16, wherein the first memory device and the second memory device are selected from the group consisting of first in-first out (FIFO) memory and last in-first out (LIFO) memory.
19. The method of claim 15, wherein the first specified voltage is not equal to the second specified voltage.
20. The method of claim 15, further comprising powering by a third specified voltage the input device, wherein the first specified voltage, the second specified voltage, and the third specified voltage are not equal to a same voltage.
21. The of method claim 15, further comprising a plurality of said structures, wherein each of said structures comprise means for communicating and transferring data among said structures.
22. The method of claim 15, further comprising prioritizing the specified amount of data in the input island for a specified order of transmission to the processing island.
23. A method, comprising:
providing a plurality of memory islands, a plurality of processing islands, and a control island formed within a semiconductor device;
collecting by each of said memory islands an individually specified amount of data;
receiving and processing by each of said processing islands the individually specified amount of data from each of said corresponding memory islands;
collecting by each of said memory islands the processed data from each of said corresponding processing islands;
controlling and supervising by the control island data transfer between each of said memory islands and each of said processing islands;
enabling and disabling by the control island a plurality of voltages for powering each of said memory islands and each of said processing islands.
24. The method of claim 23, further comprising powering each of said memory islands and each of said processing islands only while performing a function.
25. The method of claim 23, wherein each of the plurality of voltages are not equal to each other.
26. The method of claim 23, wherein the plurality of memory islands are buffers.
27. The method of claim 23, wherein the plurality of memory islands are selected from the group consisting of first in-first out (FIFO) memory and last in-first out (LIFO) memory.
28. The method of claim 23, further comprising prioritizing the specified amount of data in each of the plurality of memory islands for a specified order of transmission to each of the corresponding processing islands.
US10/604,328 2003-07-11 2003-07-11 Power down processing islands Expired - Fee Related US7107469B2 (en)

Priority Applications (8)

Application Number Priority Date Filing Date Title
US10/604,328 US7107469B2 (en) 2003-07-11 2003-07-11 Power down processing islands
EP04778016A EP1644964B1 (en) 2003-07-11 2004-07-09 Power down processing islands
DE602004020620T DE602004020620D1 (en) 2003-07-11 2004-07-09 POWER DOWN PROCESSING ISLANDS
JP2006518964A JP2007531073A (en) 2003-07-11 2004-07-09 Semiconductor device (low power processing island structure)
CNB2004800193009A CN100545948C (en) 2003-07-11 2004-07-09 Can reduce handling the semiconductor device of island power supply
PCT/US2004/022267 WO2005008732A2 (en) 2003-07-11 2004-07-09 Power down processing islands
AT04778016T ATE429015T1 (en) 2003-07-11 2004-07-09 POWER DOWN PROCESSING ISLANDS
KR1020067000021A KR100772750B1 (en) 2003-07-11 2004-07-09 Power Down Processing Islands

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/604,328 US7107469B2 (en) 2003-07-11 2003-07-11 Power down processing islands

Publications (2)

Publication Number Publication Date
US20050041448A1 US20050041448A1 (en) 2005-02-24
US7107469B2 true US7107469B2 (en) 2006-09-12

Family

ID=34079551

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/604,328 Expired - Fee Related US7107469B2 (en) 2003-07-11 2003-07-11 Power down processing islands

Country Status (8)

Country Link
US (1) US7107469B2 (en)
EP (1) EP1644964B1 (en)
JP (1) JP2007531073A (en)
KR (1) KR100772750B1 (en)
CN (1) CN100545948C (en)
AT (1) ATE429015T1 (en)
DE (1) DE602004020620D1 (en)
WO (1) WO2005008732A2 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5541985A (en) * 1992-11-27 1996-07-30 Nippondenso Co., Ltd. Portable electronic device having an external I/O unit and power source integral therewith
US6577535B2 (en) * 2001-02-16 2003-06-10 Sandisk Corporation Method and system for distributed power generation in multi-chip memory systems

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3645593B2 (en) * 1994-09-09 2005-05-11 株式会社ルネサステクノロジ Semiconductor integrated circuit device
TW324101B (en) 1995-12-21 1998-01-01 Hitachi Ltd Semiconductor integrated circuit and its working method
JPH10187300A (en) * 1996-12-20 1998-07-14 Sony Corp Power supply control circuit and its method
JP2000330674A (en) * 1999-05-19 2000-11-30 Nec Corp Power consumption reducing circuit and method
JP3549471B2 (en) * 2000-08-08 2004-08-04 株式会社デジタル Electronic circuit block

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5541985A (en) * 1992-11-27 1996-07-30 Nippondenso Co., Ltd. Portable electronic device having an external I/O unit and power source integral therewith
US6577535B2 (en) * 2001-02-16 2003-06-10 Sandisk Corporation Method and system for distributed power generation in multi-chip memory systems

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
IEEE, 0-7803-7607-2/02; Title, "Managing power and performance for system-on-chip designs using voltage islands" by John M. Cohn et al. *

Also Published As

Publication number Publication date
US20050041448A1 (en) 2005-02-24
EP1644964B1 (en) 2009-04-15
WO2005008732A2 (en) 2005-01-27
EP1644964A2 (en) 2006-04-12
KR20060030889A (en) 2006-04-11
DE602004020620D1 (en) 2009-05-28
EP1644964A4 (en) 2008-07-30
JP2007531073A (en) 2007-11-01
CN101065806A (en) 2007-10-31
KR100772750B1 (en) 2007-11-01
CN100545948C (en) 2009-09-30
WO2005008732A3 (en) 2007-07-05
ATE429015T1 (en) 2009-05-15

Similar Documents

Publication Publication Date Title
JP4327113B2 (en) Interface between different power sources and semiconductor integrated circuit
MXPA03009703A (en) Device and method for remote monitoring of an elevator.
CN101120298A (en) Power supply control circuit and electronic circuit
CN104704551A (en) Data processing system for transmitting compressed display data over display interface
EP1411616A3 (en) Electronic apparatus and power supplying method
US6756803B2 (en) Semiconductor device downsizing its built-in driver
GB2345368B (en) A portable controller
US7107469B2 (en) Power down processing islands
US5291080A (en) Integrated circuit device having tristate input buffer for reducing internal power use
CN102902641B (en) CPU connects circuit, data processing equipment, arithmetic processing equipment and correlation method
US7274212B1 (en) Methods and apparatus for control and configuration of programmable logic device
US7477662B2 (en) Reducing power consumption in data switches
US20090113092A1 (en) Signal converter for debugging that expands fifo capacity
US6731154B2 (en) Global voltage buffer for voltage islands
JP2005175489A (en) Low power semiconductor chip having separated power ring and manufacture and control method of the same
JP2007116350A (en) Load disperser
KR100400313B1 (en) Data I/O circuit of semiconductor memory device
WO2005067457A3 (en) Distributed management in a storage system
US6925505B2 (en) Method and device for data transmission control between IDE apparatuses
US7120716B2 (en) Semiconductor integrated circuit and interrupt request output method thereof
WO2006085854A3 (en) An apparatus for performing and coordinating data storage functions
EP1475718A3 (en) A semiconductor memory device
TW357297B (en) Hard-disk controlling device for simultaneously controlling a plurality of hard discs
KR100315189B1 (en) Apparatus for controll data bus in PABX
JPH11338592A (en) Method and device for sharing terminal of ic

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BLANCO, RAFAEL;COHN, JOHN M;GOODNOW, KENNETH J;AND OTHERS;REEL/FRAME:013789/0627;SIGNING DATES FROM 20030616 TO 20030618

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

CC Certificate of correction
REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20100912