US7041589B2 - Metal bump with an insulating sidewall and method of fabricating thereof - Google Patents
Metal bump with an insulating sidewall and method of fabricating thereof Download PDFInfo
- Publication number
- US7041589B2 US7041589B2 US10/656,248 US65624803A US7041589B2 US 7041589 B2 US7041589 B2 US 7041589B2 US 65624803 A US65624803 A US 65624803A US 7041589 B2 US7041589 B2 US 7041589B2
- Authority
- US
- United States
- Prior art keywords
- metal
- metal bump
- chip
- insulating layer
- sidewall
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/321—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
- H05K3/323—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives by applying an anisotropic conductive adhesive layer over an array of pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/1012—Auxiliary members for bump connectors, e.g. spacers
- H01L2224/10122—Auxiliary members for bump connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
- H01L2224/10125—Reinforcing structures
- H01L2224/10126—Bump collar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/118—Post-treatment of the bump connector
- H01L2224/1182—Applying permanent coating, e.g. in-situ coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/118—Post-treatment of the bump connector
- H01L2224/1183—Reworking, e.g. shaping
- H01L2224/11831—Reworking, e.g. shaping involving a chemical process, e.g. etching the bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/119—Methods of manufacturing bump connectors involving a specific sequence of method steps
- H01L2224/11901—Methods of manufacturing bump connectors involving a specific sequence of method steps with repetition of the same manufacturing step
- H01L2224/11902—Multiple masking steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13016—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/1356—Disposition
- H01L2224/13563—Only on parts of the surface of the core, i.e. partial coating
- H01L2224/13565—Only outside the bonding interface of the bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
- H01L2224/136—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/819—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector with the bump connector not providing any mechanical bonding
- H01L2224/81901—Pressing the bump connector against the bonding areas by means of another connector
- H01L2224/81903—Pressing the bump connector against the bonding areas by means of another connector by means of a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0364—Conductor shape
- H05K2201/0367—Metallic bump or raised conductor not used as solder bump
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0562—Details of resist
- H05K2203/0597—Resist applied over the edges or sides of conductors, e.g. for protection during etching or plating
Definitions
- the present invention relates to a metal bump and a method of fabricating thereof, and more particularly, to a metal bump with an insulating sidewall and a method of fabricating thereof.
- COG chip on glass
- ACF Anisotropic conductive film
- ACF is an adhesive film consisting of dispersed, microscopic, electrically conductive particles 3 ⁇ 15 ⁇ m in diameter and an insulating adhesive film 15 ⁇ 35 ⁇ m thick.
- Various kinds of conductive particles, such as carbon fiber, metal (Ni, solder), and metal (Ni/Au)-coated plastic balls have been proposed, and the uniformity of the conductive particles distribution is considered an influence on the electrical property and reliability of ACF.
- thermoplastic thermosetting
- mixed thermoplastic and thermosetting materials various types of adhesive materials, such as thermoplastic, thermosetting, and mixed thermoplastic and thermosetting materials have been proposed.
- ACF is classified into two types. One has conductive particles 5 ⁇ m in diameter covered with a very thin insulating layer, wherein the thin insulating layer is broken when the particles are deformed, the bared conductive particles serving as a bridge for electrically connecting the metal bump on the chip and the bonding pad on the glass panel.
- the breaking of the conductive particles during the fabricating process cannot be ensured; therefore, there is no guarantee of effective contact between the metal bump and the bonding pad.
- the other type of ACF is a double-layer type, which consists of one layer filled with conductive particles 3 ⁇ m in diameter and the other layer with no conductive particles, so that the functions of conduction and adhesion are separated. This can ensure the effective contact between the metal bump and the bonding pad. Nevertheless, when too many conductive particles exist in the space between two adjacent metal bumps, a lateral connection between the two adjacent metal bumps is easily formed, resulting in an electrical short.
- FIG. 1A is a top view of the layout of a glass substrate 10 according to the prior art.
- FIG. 1B is a top view of the layout of the predetermined area 15 shown in FIG. 1A .
- FIG. 1C is a top view of the layout of a chip 20 according to the prior art.
- a glass substrate 10 of the LCD module comprises a first area 12 for disposing an array of thin film transistors (TFTs), a second area 14 for disposing data IC chips on the predetermined areas 15 , and a third area 16 for disposing scan IC chips on the predetermined areas 15 .
- Each predetermined area 15 comprises a plurality of first bonding pads 18 .
- a chip 20 which is the data IC chip or the scan IC chip comprises a plurality of second bonding pads 22 , wherein each second bonding pad 22 corresponds in position to each first bonding pad 18 .
- FIG. 2A to FIG. 2D are schematic cross-sectional diagrams of a method of connecting the chip 20 and the glass substrate 10 according to the prior art.
- FIG. 2A a schematic cross-sectional diagram along the line 2 — 2 shown in FIG. 1B
- an ACF 24 is attached to the surface of the glass substrate 10 to cover the first bonding pad 18 .
- FIG. 2B a schematic cross-sectional diagram along the line 2 ′— 2 ′ shown in FIG. 1C , a metal bump 26 is fabricated on the second bonding pad 22 of the chip 20 .
- the surface of the chip 20 is downwardly placed on the predetermined area 15 of the glass substrate 10 , wherein each metal bump 26 corresponds to a first bonding pad 18 of the glass substrate 10 .
- the chip 20 is tightly attached to the glass substrate 10 .
- a thermal process is then performed to cure the ACF 24 . Therefore, the conductive particles 25 sandwiched between the top of the metal bump 26 and the surface of the first bonding pad 18 serve as an electrically connecting bridge.
- the distribution of the conductive particles 25 cannot be controlled in processing, and thereby many conductive particles 25 that exist between adjacent metal bumps 26 may laterally connect with each other to cause electrical shorts.
- the conductive particles 25 are more easily laterally connected in the narrow distance between the two adjacent metal bumps 26 . This will significantly decrease the functioning and reliability of the LCD module.
- the object of the present invention is to provide a metal bump with an insulating sidewall and a method of making thereof to prevent adjacent metal bumps from being electrically connected by the conductive particles in the ACF.
- the object of the present invention is to provide a plurality of metal bumps for connecting a nonconducting substrate and a chip.
- the metal bumps comprise at least a first metal bump having a first sidewall, the first sidewall comprising a first predetermined area; and at least a second metal bump having a second sidewall, the second sidewall comprising a second predetermined area adjacent to the first predetermined area; wherein at least the first predetermined area is covered with an insulating layer.
- an insulating layer covers the entire sidewall of both the first and second metal bump.
- predetermined portions of the first metal bump and the second metal bump are covered with an insulating layer.
- the first predetermined area of the first sidewall may be covered with an insulating layer, while the second predetermined area of the second sidewall is also covered with an insulating layer.
- the first predetermined area of the first sidewall may be covered with an insulating layer, while a third predetermined on the second sidewall but outside the second predetermined area may be covered with an insulating layer.
- Another object of the present invention is to provide a method of forming a plurality of metal bumps.
- (a) Provide a chip whose surface comprises a plurality of metal pads.
- (b) Form the plurality of metal bumps on the plurality of metal pads respectively.
- the plurality of metal bumps comprises at least a first metal bump and at least a second metal bump.
- the first metal bump comprises a first sidewall having a first predetermined area covered with an insulating layer. The first predetermined area is adjacent to a second predetermined area on the sidewall of the second metal bump.
- the metal bump with insulating sidewall is effective in preventing electrical shorts caused by the conductive particles 35 . This can widely improve the functioning and reliability of the LCD module.
- FIG. 1A is a top view of the layout of a glass substrate according to the prior art.
- FIG. 1B is a top view of the layout of the predetermined area shown in FIG. 1A .
- FIG. 1C is a top view of the layout of a chip according to the prior art.
- FIG. 2A to FIG. 2D are schematic cross-sectional diagrams of a method of connecting the chip and the glass substrate according to the prior art.
- FIG. 3A is a top view of a plurality of metal bumps according the first preferred embodiment of the present invention.
- FIG. 3B is a cross-sectional diagram of the metal bump along line 3 — 3 shown in FIG. 3A for connecting a glass substrate and a chip 34 .
- FIG. 4A to FIG. 4F are cross-sectional diagrams of a method of forming the metal bump shown in FIG. 3 .
- FIG. 5A to FIG. 5F are cross-sectional diagrams of another method of forming the metal bump shown in FIG. 3 .
- FIG. 6A is a top view of the metal bump according to the second preferred embodiment of the present invention.
- FIG. 6B is a cross-sectional diagram of the metal bump along line 6 — 6 shown in FIG. 6A for connecting the glass substrate and the chip.
- FIG. 3A is a top view of a plurality of metal bumps 42 according the first preferred embodiment of the present invention.
- FIG. 3B is a cross-sectional diagram of the metal bump 42 along line 3 — 3 shown in FIG. 3A for connecting a glass substrate 30 and a chip 34 .
- a metal bump 42 is employed to connect a first bonding pad 32 on a glass substrate 30 and a second bonding pad 36 on a chip 34 .
- the metal bump 42 is fabricated on the second bonding pad 36 of the chip 34 , and the sidewall of the metal bump 42 is covered with an insulating layer 44 for isolating adjacent metal bumps 42 .
- the adhesion of ACF 38 attached to the glass substrate 30 binds chip 34 on the glass substrate 30 .
- the conductive particles 39 that are sandwiched by the top of the metal bump 42 and the surface of the first bonding pad 32 serve as an electrically connecting bridge.
- the insulating layer 44 is formed on the sidewall of each metal bump 42 , the conductive particles that exist between adjacent metal bumps 42 are isolated to prevent electrical shorts from being caused by lateral connection of the conductive particles 35 .
- the metal bump 42 with insulating sidewalls is effective in preventing electrical shorts from the conductive particles 35 . This can significantly improve the functioning and reliability of the LCD module.
- FIG. 4A to FIG. 4F are cross-sectional diagrams of a method of forming the metal bump 42 shown in FIG. 3 .
- the surface of the chip 34 comprises the bared second bonding pad 36 and a protective layer 40 .
- the second bonding pad 36 is made of aluminum
- the protective layer 40 is made of nitride for protecting the completed integrated circuits on the chip 34 .
- a photoresist layer 45 is firstly formed on the chip 34 .
- a photolithography process and etching process are employed to define the pattern of the metal bump 42 and remove a predetermined area of the photoresist layer 45 so as to form a cavity 43 that exposes the second bonding pad 36 , as shown in FIG. 4B .
- a metal layer 46 is deposited on the chip 34 to fill the cavity 43 , and then the metal layer 45 positioned on the photoresist layer 45 is removed to level off the surface of the metal layer 45 positioned over the cavity 43 , as shown in FIG. 4C . After completely removing the remaining photoresist layer 45 , as shown in FIG. 4D , the remaining metal layer 46 serves as the metal bump 42 .
- the insulating layer 44 made of silicon oxide or silicon nitride is deposited on the chip 34 to cover the top and sidewall of the metal bump 42 , as shown in FIG. 4E .
- the insulating layer 44 positioned on the top of the metal bump 42 and on the surface of the chip 34 is removed, while the insulating layer 44 positioned on the sidewall of the metal bump 42 remains. This completes the metal bump 42 with insulating sidewalls shown in FIG. 3 .
- RIE reactive ion etch
- FIG. 5A to FIG. 5F are cross-sectional diagrams of another method of forming the metal bump 42 shown in FIG. 3 .
- a photoresist layer 45 is firstly formed on the chip 34 , as shown in FIG. 5A .
- the pattern of the metal bump 42 is defined and a predetermined area of the photoresist layer 45 is removed so as to form a first cavity 48 , as shown in FIG. 5B .
- the first cavity 48 exposes the second bonding pad 36 and part of the protective layer 40 that surrounds the second bonding pad 36 .
- the insulating layer 44 is deposited on the chip 34 to fill the first cavity 48 .
- a second etching process is performed to remove the insulating layer 44 positioned over the surface of the photoresist layer 45 , the second bonding pad 36 and the protective layer 40 , and remain the insulating layer 44 positioned on the sidewall of the first cavity 48 so as to form a second cavity 50 , as shown in FIG. 5D .
- the metal layer 46 is deposited on the chip 34 to fill the second cavity 50 , and then the metal layer 46 positioned on the photoresist layer 45 is removed to level off the surface of the metal layer 46 positioned in the second cavity 50 , as shown in FIG. 5E .
- FIG. 5F after removing the photoresist layer 45 , the metal layer 46 with the insulating layer 44 positioned on the sidewall is employed as the metal bump 42 as shown in FIG. 3 .
- Insulating layer 44 can achieve the purpose of isolating adjacent metal bumps 42 by covering only specific areas of the sidewalls of the metal bumps 42 .
- FIG. 6A and FIG. 6B are a top view of the metal bump 42 according to the second preferred embodiment of the present invention.
- FIG. 6B is a cross-sectional diagram of the metal bump 42 along line 6 — 6 shown in FIG. 6A for connecting the glass substrate 30 and the chip 34 .
- the chip 34 has a plurality of metal bumps 42 comprising at least a first metal bump 421 and at least a second metal bump 422 , wherein a first predetermined area 521 on the sidewall of the first metal bump 421 is adjacent to a second predetermined area 522 on the sidewall of the second metal bump 422 .
- a first insulating layer 441 is formed to cover the first predetermined area 521 on the sidewall of the first metal bump 421 . No insulating layer is needed for covering the second predetermined area.
- a second insulating layer 442 can be selectively formed on a specific area depending on the isolation effect in demand.
- the first insulating layer 441 isolates the conductive particles 39 that exist between the first predetermined area 521 and the second predetermined area 522 , preventing electrical shorts caused by the lateral connection of the conductive particles 39 . This improves the functioning and reliability of the LCD products.
Abstract
Metal bumps for connecting a nonconducting substrate and a chip without lateral shorting are provided. In a first preferred embodiment, an insulating layer covers the entire sidewalls of all the metal bumps. In a second preferred embodiment, predetermined portions of a first metal bump and a second metal bump are covered with an insulating layer. For example, a first predetermined portion of the sidewall of the first metal bump may be zcovered with an insulating layer, while a second predetermined portion of the sidewall of the second sidewall is also covered with an insulating layer.
Description
This application is a division of prior application Ser. No. 09/764,207 filed Jan. 19, 2001 now U.S. Pat. No. 6,958,539.
1. Field of the Invention
The present invention relates to a metal bump and a method of fabricating thereof, and more particularly, to a metal bump with an insulating sidewall and a method of fabricating thereof.
2. Description of the Related Art
The attachment of a bared die to a glass panel (called COG: chip on glass) is one advanced application for electrically connecting integrated circuits (ICs) achieving lighter weight, smaller size, lower cost and less power consumption demanded in various display products. Consequently, COG has been successfully adopted for small products (less than 4 in.), such as display panels for telephones and copiers, which have one or two chips, medium-size products (4˜11 in.), such as video cameras and navigation systems, which require 3˜12 chips, and large products (more than 11 in.) for notebook PCs.
The quality and reliability of the liquid crystal display (LCD) module depends on the way in which the driver IC is attached to the glass panel. Anisotropic conductive film (ACF) is the most popular material for attaching the chip to the glass panel. ACF is an adhesive film consisting of dispersed, microscopic, electrically conductive particles 3˜15 μm in diameter and an insulating adhesive film 15˜35 μm thick. Various kinds of conductive particles, such as carbon fiber, metal (Ni, solder), and metal (Ni/Au)-coated plastic balls have been proposed, and the uniformity of the conductive particles distribution is considered an influence on the electrical property and reliability of ACF. Also, various types of adhesive materials, such as thermoplastic, thermosetting, and mixed thermoplastic and thermosetting materials have been proposed. In general, ACF is classified into two types. One has conductive particles 5 μm in diameter covered with a very thin insulating layer, wherein the thin insulating layer is broken when the particles are deformed, the bared conductive particles serving as a bridge for electrically connecting the metal bump on the chip and the bonding pad on the glass panel. However, the breaking of the conductive particles during the fabricating process cannot be ensured; therefore, there is no guarantee of effective contact between the metal bump and the bonding pad. The other type of ACF is a double-layer type, which consists of one layer filled with conductive particles 3 μm in diameter and the other layer with no conductive particles, so that the functions of conduction and adhesion are separated. This can ensure the effective contact between the metal bump and the bonding pad. Nevertheless, when too many conductive particles exist in the space between two adjacent metal bumps, a lateral connection between the two adjacent metal bumps is easily formed, resulting in an electrical short.
Please refer to FIG. 1A to FIG. 1C . FIG. 1A is a top view of the layout of a glass substrate 10 according to the prior art. FIG. 1B is a top view of the layout of the predetermined area 15 shown in FIG. 1A . FIG. 1C is a top view of the layout of a chip 20 according to the prior art. A glass substrate 10 of the LCD module comprises a first area 12 for disposing an array of thin film transistors (TFTs), a second area 14 for disposing data IC chips on the predetermined areas 15, and a third area 16 for disposing scan IC chips on the predetermined areas 15. Each predetermined area 15 comprises a plurality of first bonding pads 18. A chip 20 which is the data IC chip or the scan IC chip comprises a plurality of second bonding pads 22, wherein each second bonding pad 22 corresponds in position to each first bonding pad 18.
Please refer to FIG. 2A to FIG. 2D . FIG. 2A to FIG. 2D are schematic cross-sectional diagrams of a method of connecting the chip 20 and the glass substrate 10 according to the prior art. As shown in FIG. 2A , a schematic cross-sectional diagram along the line 2—2 shown in FIG. 1B , an ACF 24 is attached to the surface of the glass substrate 10 to cover the first bonding pad 18. As shown in FIG. 2B , a schematic cross-sectional diagram along the line 2′—2′ shown in FIG. 1C , a metal bump 26 is fabricated on the second bonding pad 22 of the chip 20. As shown in FIG. 2C , the surface of the chip 20 is downwardly placed on the predetermined area 15 of the glass substrate 10, wherein each metal bump 26 corresponds to a first bonding pad 18 of the glass substrate 10. By means of the adhesion of the ACF 24 and the downwardly exerted pressure, the chip 20 is tightly attached to the glass substrate 10. A thermal process is then performed to cure the ACF 24. Therefore, the conductive particles 25 sandwiched between the top of the metal bump 26 and the surface of the first bonding pad 18 serve as an electrically connecting bridge. However, as shown in FIG. 2D , the distribution of the conductive particles 25 cannot be controlled in processing, and thereby many conductive particles 25 that exist between adjacent metal bumps 26 may laterally connect with each other to cause electrical shorts. Especially when the size of the metal bump 26 is incorrectly designed or the alignment between the metal bump 26 and the first bonding pad 18 is inaccurate, the conductive particles 25 are more easily laterally connected in the narrow distance between the two adjacent metal bumps 26. This will significantly decrease the functioning and reliability of the LCD module.
The object of the present invention is to provide a metal bump with an insulating sidewall and a method of making thereof to prevent adjacent metal bumps from being electrically connected by the conductive particles in the ACF.
The object of the present invention is to provide a plurality of metal bumps for connecting a nonconducting substrate and a chip. The metal bumps comprise at least a first metal bump having a first sidewall, the first sidewall comprising a first predetermined area; and at least a second metal bump having a second sidewall, the second sidewall comprising a second predetermined area adjacent to the first predetermined area; wherein at least the first predetermined area is covered with an insulating layer. In a first preferred embodiment, an insulating layer covers the entire sidewall of both the first and second metal bump. In a second preferred embodiment, predetermined portions of the first metal bump and the second metal bump are covered with an insulating layer. For example, the first predetermined area of the first sidewall may be covered with an insulating layer, while the second predetermined area of the second sidewall is also covered with an insulating layer. Alternately, the first predetermined area of the first sidewall may be covered with an insulating layer, while a third predetermined on the second sidewall but outside the second predetermined area may be covered with an insulating layer.
Another object of the present invention is to provide a method of forming a plurality of metal bumps. (a) Provide a chip whose surface comprises a plurality of metal pads. (b) Form the plurality of metal bumps on the plurality of metal pads respectively. The plurality of metal bumps comprises at least a first metal bump and at least a second metal bump. The first metal bump comprises a first sidewall having a first predetermined area covered with an insulating layer. The first predetermined area is adjacent to a second predetermined area on the sidewall of the second metal bump.
It is an advantage of the present invention that the metal bump with insulating sidewall is effective in preventing electrical shorts caused by the conductive particles 35. This can widely improve the functioning and reliability of the LCD module.
This and other objects of the present invention will no doubt become obvious to those of ordinary skill in the art after having read the following detailed description of the preferred embodiment which is illustrated in the various figures and drawings.
The drawings referred to herein are to be understood as not being drawn to scale except where specifically noted, the emphasis instead being placed upon illustration of the principles of advantages of the present invention. In the accompanying drawings:
First Embodiment
Please refer to FIG. 3A and FIG. 3B . FIG. 3A is a top view of a plurality of metal bumps 42 according the first preferred embodiment of the present invention. FIG. 3B is a cross-sectional diagram of the metal bump 42 along line 3—3 shown in FIG. 3A for connecting a glass substrate 30 and a chip 34. In the first preferred embodiment of the present invention, a metal bump 42 is employed to connect a first bonding pad 32 on a glass substrate 30 and a second bonding pad 36 on a chip 34. The metal bump 42 is fabricated on the second bonding pad 36 of the chip 34, and the sidewall of the metal bump 42 is covered with an insulating layer 44 for isolating adjacent metal bumps 42. When the chip 34 is downwardly placed on a predetermined area of the glass substrate 30 corresponding to the metal bump 42 at the first bonding pad 32, the adhesion of ACF 38 attached to the glass substrate 30 binds chip 34 on the glass substrate 30. Accordingly, the conductive particles 39 that are sandwiched by the top of the metal bump 42 and the surface of the first bonding pad 32 serve as an electrically connecting bridge. In addition, since the insulating layer 44 is formed on the sidewall of each metal bump 42, the conductive particles that exist between adjacent metal bumps 42 are isolated to prevent electrical shorts from being caused by lateral connection of the conductive particles 35. In areas where the second bonding pads 36 are tightly packed, the metal bump 42 with insulating sidewalls is effective in preventing electrical shorts from the conductive particles 35. This can significantly improve the functioning and reliability of the LCD module.
Please refer to FIG. 4A to FIG. 4F . FIG. 4A to FIG. 4F are cross-sectional diagrams of a method of forming the metal bump 42 shown in FIG. 3 . As shown in FIG. 4A , the surface of the chip 34 comprises the bared second bonding pad 36 and a protective layer 40. In this embodiment, the second bonding pad 36 is made of aluminum, and the protective layer 40 is made of nitride for protecting the completed integrated circuits on the chip 34. According to a method of forming the metal bump 42 in the present invention, a photoresist layer 45 is firstly formed on the chip 34. Then, a photolithography process and etching process are employed to define the pattern of the metal bump 42 and remove a predetermined area of the photoresist layer 45 so as to form a cavity 43 that exposes the second bonding pad 36, as shown in FIG. 4B . Next, a metal layer 46 is deposited on the chip 34 to fill the cavity 43, and then the metal layer 45 positioned on the photoresist layer 45 is removed to level off the surface of the metal layer 45 positioned over the cavity 43, as shown in FIG. 4C . After completely removing the remaining photoresist layer 45, as shown in FIG. 4D , the remaining metal layer 46 serves as the metal bump 42. Next, the insulating layer 44 made of silicon oxide or silicon nitride is deposited on the chip 34 to cover the top and sidewall of the metal bump 42, as shown in FIG. 4E . Finally, as shown in FIG. 4F , by using a reactive ion etch (RIE) method to perform an anisotropic dry etching process, the insulating layer 44 positioned on the top of the metal bump 42 and on the surface of the chip 34 is removed, while the insulating layer 44 positioned on the sidewall of the metal bump 42 remains. This completes the metal bump 42 with insulating sidewalls shown in FIG. 3 .
Please refer to FIG. 5A to FIG. 5F . FIG. 5A to FIG. 5F are cross-sectional diagrams of another method of forming the metal bump 42 shown in FIG. 3 . According this method of forming the metal bump 42 in the present invention, a photoresist layer 45 is firstly formed on the chip 34, as shown in FIG. 5A . Then, by using a photolithography process and a first etching process, the pattern of the metal bump 42 is defined and a predetermined area of the photoresist layer 45 is removed so as to form a first cavity 48, as shown in FIG. 5B . The first cavity 48 exposes the second bonding pad 36 and part of the protective layer 40 that surrounds the second bonding pad 36. Next, as shown in FIG. 5C , the insulating layer 44 is deposited on the chip 34 to fill the first cavity 48. Next, a second etching process is performed to remove the insulating layer 44 positioned over the surface of the photoresist layer 45, the second bonding pad 36 and the protective layer 40, and remain the insulating layer 44 positioned on the sidewall of the first cavity 48 so as to form a second cavity 50, as shown in FIG. 5D . Next, the metal layer 46 is deposited on the chip 34 to fill the second cavity 50, and then the metal layer 46 positioned on the photoresist layer 45 is removed to level off the surface of the metal layer 46 positioned in the second cavity 50, as shown in FIG. 5E . Finally, as shown in FIG. 5F , after removing the photoresist layer 45, the metal layer 46 with the insulating layer 44 positioned on the sidewall is employed as the metal bump 42 as shown in FIG. 3 .
Second Embodiment
Insulating layer 44 can achieve the purpose of isolating adjacent metal bumps 42 by covering only specific areas of the sidewalls of the metal bumps 42. Please refer to FIG. 6A and FIG. 6B . FIG. 6A is a top view of the metal bump 42 according to the second preferred embodiment of the present invention. FIG. 6B is a cross-sectional diagram of the metal bump 42 along line 6—6 shown in FIG. 6A for connecting the glass substrate 30 and the chip 34. According to the second preferred embodiment, the chip 34 has a plurality of metal bumps 42 comprising at least a first metal bump 421 and at least a second metal bump 422, wherein a first predetermined area 521 on the sidewall of the first metal bump 421 is adjacent to a second predetermined area 522 on the sidewall of the second metal bump 422. In order to isolate the first predetermined area 521 and the second predetermined area 522, a first insulating layer 441 is formed to cover the first predetermined area 521 on the sidewall of the first metal bump 421. No insulating layer is needed for covering the second predetermined area. With regard to other areas on the sidewall of the second metal bump 422, a second insulating layer 442 can be selectively formed on a specific area depending on the isolation effect in demand. The first insulating layer 441 isolates the conductive particles 39 that exist between the first predetermined area 521 and the second predetermined area 522, preventing electrical shorts caused by the lateral connection of the conductive particles 39. This improves the functioning and reliability of the LCD products.
Those skilled in the art will readily observe that numerous modifications and alterations of the device may be made while retaining the teaching of the invention. It is understood, for example, that only the two adjacent areas of the sidewalls of adjacent metal bumps could be covered with an insulating layer. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Claims (4)
1. A method of forming a plurality of metal bumps, comprising:
providing a chip whose surface comprises a plurality of metal pads;
forming a photoresist layer on the chip;
performing a first etching process to remove the photoresist layer that covers the surface and periphery of the metal pad so as to form a first hole that exposes the metal pad;
depositing an insulating layer on the chip to fill the first hole;
performing a second etching process to remove the insulating layer positioned on the surface of the metal pad and to leave the insulating layer positioned on the sidewall of the first hole, and thereby a second hole is formed;
filling the second hole with a metal layer; and
removing the remaining photoresist layer.
2. The method of claim 1 , wherein the metal layer is made of Au.
3. The method of claim 1 , wherein the insulating layer is made of silicon oxide or silicon nitride.
4. The method of claim 1 , wherein the metal bump is used for connecting the chip with a nonconducting substrate and the space between two adjacent metal bumps is filled with an anisotropic conductive film (ACF).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/656,248 US7041589B2 (en) | 2000-08-29 | 2003-09-08 | Metal bump with an insulating sidewall and method of fabricating thereof |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW089117464A TW464927B (en) | 2000-08-29 | 2000-08-29 | Metal bump with an insulating sidewall and method of fabricating thereof |
TW89117464 | 2000-08-29 | ||
US09/764,207 US6958539B2 (en) | 2000-08-29 | 2001-01-19 | Metal bump with an insulating sidewall and method of fabricating thereof |
US10/656,248 US7041589B2 (en) | 2000-08-29 | 2003-09-08 | Metal bump with an insulating sidewall and method of fabricating thereof |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/764,207 Division US6958539B2 (en) | 2000-08-29 | 2001-01-19 | Metal bump with an insulating sidewall and method of fabricating thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US20040048202A1 US20040048202A1 (en) | 2004-03-11 |
US7041589B2 true US7041589B2 (en) | 2006-05-09 |
Family
ID=21660945
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/764,207 Expired - Lifetime US6958539B2 (en) | 2000-08-29 | 2001-01-19 | Metal bump with an insulating sidewall and method of fabricating thereof |
US10/656,248 Expired - Lifetime US7041589B2 (en) | 2000-08-29 | 2003-09-08 | Metal bump with an insulating sidewall and method of fabricating thereof |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/764,207 Expired - Lifetime US6958539B2 (en) | 2000-08-29 | 2001-01-19 | Metal bump with an insulating sidewall and method of fabricating thereof |
Country Status (3)
Country | Link |
---|---|
US (2) | US6958539B2 (en) |
JP (1) | JP3671192B2 (en) |
TW (1) | TW464927B (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050277279A1 (en) * | 2004-06-14 | 2005-12-15 | Shijian Luo | Microfeature devices and methods for manufacturing microfeature devices |
US20070238222A1 (en) * | 2006-03-28 | 2007-10-11 | Harries Richard J | Apparatuses and methods to enhance passivation and ILD reliability |
US20080099916A1 (en) * | 2006-10-26 | 2008-05-01 | Taiwan Tft Lcd Association | Bonding structure and method of fabricating the same |
US20080197467A1 (en) * | 2007-02-15 | 2008-08-21 | Chipmos Technologies Inc. | Conductive structure for a semiconductor integrated circuit and method for forming the same |
US20110134618A1 (en) * | 2009-12-03 | 2011-06-09 | Hannstar Display Corporation | Connection structure for chip-on-glass driver ic and connection method therefor |
US20110291273A1 (en) * | 2010-05-26 | 2011-12-01 | Chipmos Technologies Inc. | Chip bump structure and method for forming the same |
US20170271248A1 (en) * | 2016-03-21 | 2017-09-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semicondcutor package and manufacturing process thereof |
US10049893B2 (en) * | 2016-05-11 | 2018-08-14 | Advanced Semiconductor Engineering, Inc. | Semiconductor device with a conductive post |
Families Citing this family (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6642136B1 (en) | 2001-09-17 | 2003-11-04 | Megic Corporation | Method of making a low fabrication cost, high performance, high reliability chip scale package |
US7099293B2 (en) | 2002-05-01 | 2006-08-29 | Stmicroelectronics, Inc. | Buffer-less de-skewing for symbol combination in a CDMA demodulator |
KR100455387B1 (en) * | 2002-05-17 | 2004-11-06 | 삼성전자주식회사 | Method for forming a bump on semiconductor chip and COG package including the bump |
US20060115927A1 (en) * | 2002-11-29 | 2006-06-01 | Infineon Technologies Ag | Attachment of flip chips to substrates |
US20060278982A1 (en) * | 2003-07-16 | 2006-12-14 | Koninklijke Philips Electronics N.V. | Metal bump with an insulation for the side walls and method of fabricating a chip with such a metal bump |
US8604613B2 (en) * | 2003-11-14 | 2013-12-10 | Industrial Technology Research Institute | Electronic assembly having a multilayer adhesive structure |
US7960830B2 (en) * | 2003-11-14 | 2011-06-14 | Industrial Technology Research Institute | Electronic assembly having a multilayer adhesive structure |
US20060157869A1 (en) * | 2003-11-19 | 2006-07-20 | Industrial Technology Research Institute | Semiconductor substrate with conductive bumps having a stress relief buffer layer formed of an electrically insulating organic material |
US20050104225A1 (en) * | 2003-11-19 | 2005-05-19 | Yuan-Chang Huang | Conductive bumps with insulating sidewalls and method for fabricating |
KR100632472B1 (en) * | 2004-04-14 | 2006-10-09 | 삼성전자주식회사 | Microelectronic device chip having a fine pitch bump structure having non-conductive sidewalls, a package thereof, a liquid crystal display device comprising the same, and a manufacturing method thereof |
JP5085012B2 (en) * | 2004-04-14 | 2012-11-28 | 三星電子株式会社 | Semiconductor device including bump structure and method of manufacturing the same |
US7465654B2 (en) | 2004-07-09 | 2008-12-16 | Megica Corporation | Structure of gold bumps and gold conductors on one IC die and methods of manufacturing the structures |
US8022544B2 (en) * | 2004-07-09 | 2011-09-20 | Megica Corporation | Chip structure |
TWI262347B (en) * | 2004-08-02 | 2006-09-21 | Hannstar Display Corp | Electrical conducting structure and liquid crystal display device comprising the same |
US7452803B2 (en) * | 2004-08-12 | 2008-11-18 | Megica Corporation | Method for fabricating chip structure |
US7547969B2 (en) | 2004-10-29 | 2009-06-16 | Megica Corporation | Semiconductor chip with passivation layer comprising metal interconnect and contact pads |
TWI393226B (en) | 2004-11-04 | 2013-04-11 | Taiwan Semiconductor Mfg | Nanotube-based filler |
US7960269B2 (en) * | 2005-07-22 | 2011-06-14 | Megica Corporation | Method for forming a double embossing structure |
US7397121B2 (en) | 2005-10-28 | 2008-07-08 | Megica Corporation | Semiconductor chip with post-passivation scheme formed over passivation layer |
JP4768491B2 (en) * | 2006-03-30 | 2011-09-07 | Okiセミコンダクタ株式会社 | Manufacturing method of semiconductor device |
US9093322B2 (en) * | 2007-07-13 | 2015-07-28 | Intel Mobile Communications GmbH | Semiconductor device |
US9524945B2 (en) | 2010-05-18 | 2016-12-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with L-shaped non-metal sidewall protection structure |
US8841766B2 (en) | 2009-07-30 | 2014-09-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall protection structure |
US8377816B2 (en) * | 2009-07-30 | 2013-02-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming electrical connections |
US8324738B2 (en) | 2009-09-01 | 2012-12-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned protection layer for copper post structure |
US8659155B2 (en) | 2009-11-05 | 2014-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming copper pillar bumps |
US8610270B2 (en) | 2010-02-09 | 2013-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and semiconductor assembly with lead-free solder |
US8441124B2 (en) | 2010-04-29 | 2013-05-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall protection structure |
US9018758B2 (en) * | 2010-06-02 | 2015-04-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall spacer and metal top cap |
US8546254B2 (en) | 2010-08-19 | 2013-10-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming copper pillar bumps using patterned anodes |
WO2012107971A1 (en) * | 2011-02-10 | 2012-08-16 | パナソニック株式会社 | Semiconductor device and method for manufacturing same |
US8692390B2 (en) | 2011-02-18 | 2014-04-08 | Chipbond Technology Corporation | Pyramid bump structure |
JP5664392B2 (en) * | 2011-03-23 | 2015-02-04 | ソニー株式会社 | Semiconductor device, method for manufacturing semiconductor device, and method for manufacturing wiring board |
JP7160302B2 (en) * | 2018-01-31 | 2022-10-25 | 三国電子有限会社 | CONNECTED STRUCTURE AND METHOD OF MAKING CONNECTED STRUCTURE |
JP7185252B2 (en) | 2018-01-31 | 2022-12-07 | 三国電子有限会社 | Method for producing connection structure |
JP7046351B2 (en) | 2018-01-31 | 2022-04-04 | 三国電子有限会社 | How to make a connection structure |
US20210159198A1 (en) * | 2019-11-24 | 2021-05-27 | Nanya Technology Corporation | Semiconductor structure and manufacturing method thereof |
CN110930879B (en) * | 2019-11-25 | 2020-11-10 | 武汉华星光电半导体显示技术有限公司 | Display device |
US20230014450A1 (en) * | 2021-07-16 | 2023-01-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure and method of forming the same |
Citations (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6444049A (en) * | 1987-08-12 | 1989-02-16 | Fujitsu Ltd | Electrode for flip chip bonding |
JPH02220863A (en) * | 1989-02-23 | 1990-09-04 | Minolta Camera Co Ltd | Printer |
JPH03228334A (en) * | 1990-02-02 | 1991-10-09 | Casio Comput Co Ltd | Semiconductor device and its manufacture |
JPH04196434A (en) * | 1990-11-28 | 1992-07-16 | Seiko Epson Corp | Manufacture of semiconductor device |
JPH068599A (en) * | 1992-06-29 | 1994-01-18 | Brother Ind Ltd | Printer |
JPH06232211A (en) * | 1993-02-03 | 1994-08-19 | Casio Comput Co Ltd | Connecting structure of ic chip, and connecting method thereof |
JPH0872486A (en) * | 1994-08-31 | 1996-03-19 | Akihiro Aoki | Measure having reduction scale |
US5578527A (en) * | 1995-06-23 | 1996-11-26 | Industrial Technology Research Institute | Connection construction and method of manufacturing the same |
US5783465A (en) * | 1997-04-03 | 1998-07-21 | Lucent Technologies Inc. | Compliant bump technology |
US5844314A (en) * | 1996-12-18 | 1998-12-01 | Lg Electronics Inc. | Bump comprising protuberances and a method of forming the same |
KR0171099B1 (en) * | 1995-11-25 | 1999-02-01 | 구자홍 | Substrate bumb and the same manufacture method |
US5923080A (en) * | 1995-10-19 | 1999-07-13 | Lg Semicon Co., Ltd. | Semiconductor apparatus having a leadframe with coated leads |
KR100225398B1 (en) * | 1995-12-01 | 1999-10-15 | 구자홍 | Bonding structure of semiconductor bump and its method |
US6111628A (en) * | 1997-03-06 | 2000-08-29 | Sharp Kabushiki Kaisha | Liquid crystal display device including plural bump electrodes |
US6157079A (en) * | 1997-11-10 | 2000-12-05 | Citizen Watch Co., Ltd | Semiconductor device with a bump including a bump electrode film covering a projecting photoresist |
US6228689B1 (en) * | 1998-04-18 | 2001-05-08 | United Microelectronics Corp. | Trench style bump and application of the same |
US6232563B1 (en) * | 1995-11-25 | 2001-05-15 | Lg Electronics Inc. | Bump electrode and method for fabricating the same |
KR20010056507A (en) * | 1999-12-15 | 2001-07-04 | 구자홍 | Direct attatch bonding process of bare chip and pwb |
US20010013651A1 (en) * | 1999-12-24 | 2001-08-16 | Fumiki Nakazawa | Semiconductor device and manufacturing method therefor |
US6683384B1 (en) * | 1997-10-08 | 2004-01-27 | Agere Systems Inc | Air isolated crossovers |
JP2004134653A (en) * | 2002-10-11 | 2004-04-30 | Sharp Corp | Substrate connecting structure and fabricating process of electronic parts therewith |
US20040099941A1 (en) * | 2002-11-27 | 2004-05-27 | International Rectifier Corporation | Flip-chip device having conductive connectors |
JP2004200552A (en) * | 2002-12-20 | 2004-07-15 | Seiko Instruments Inc | Semiconductor device |
JP2004214374A (en) * | 2002-12-27 | 2004-07-29 | Toshiba Matsushita Display Technology Co Ltd | Semiconductor device and liquid-crystal display panel |
US6822336B2 (en) * | 2001-06-27 | 2004-11-23 | Nec Electronics Corporation | Semiconductor device |
US20040262778A1 (en) * | 2003-06-30 | 2004-12-30 | Fay Hua | Electromigration barrier layers for solder joints |
US20050082670A1 (en) * | 2003-09-11 | 2005-04-21 | Nordson Corporation | Method for preapplying a viscous material to strengthen solder connections in microelectronic packaging and microelectronic packages formed thereby |
-
2000
- 2000-08-29 TW TW089117464A patent/TW464927B/en not_active IP Right Cessation
-
2001
- 2001-01-19 US US09/764,207 patent/US6958539B2/en not_active Expired - Lifetime
- 2001-08-16 JP JP2001246861A patent/JP3671192B2/en not_active Expired - Fee Related
-
2003
- 2003-09-08 US US10/656,248 patent/US7041589B2/en not_active Expired - Lifetime
Patent Citations (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6444049A (en) * | 1987-08-12 | 1989-02-16 | Fujitsu Ltd | Electrode for flip chip bonding |
JPH02220863A (en) * | 1989-02-23 | 1990-09-04 | Minolta Camera Co Ltd | Printer |
JPH03228334A (en) * | 1990-02-02 | 1991-10-09 | Casio Comput Co Ltd | Semiconductor device and its manufacture |
JPH04196434A (en) * | 1990-11-28 | 1992-07-16 | Seiko Epson Corp | Manufacture of semiconductor device |
JPH068599A (en) * | 1992-06-29 | 1994-01-18 | Brother Ind Ltd | Printer |
JPH06232211A (en) * | 1993-02-03 | 1994-08-19 | Casio Comput Co Ltd | Connecting structure of ic chip, and connecting method thereof |
JPH0872486A (en) * | 1994-08-31 | 1996-03-19 | Akihiro Aoki | Measure having reduction scale |
US5578527A (en) * | 1995-06-23 | 1996-11-26 | Industrial Technology Research Institute | Connection construction and method of manufacturing the same |
US5923080A (en) * | 1995-10-19 | 1999-07-13 | Lg Semicon Co., Ltd. | Semiconductor apparatus having a leadframe with coated leads |
US6232563B1 (en) * | 1995-11-25 | 2001-05-15 | Lg Electronics Inc. | Bump electrode and method for fabricating the same |
KR0171099B1 (en) * | 1995-11-25 | 1999-02-01 | 구자홍 | Substrate bumb and the same manufacture method |
KR100225398B1 (en) * | 1995-12-01 | 1999-10-15 | 구자홍 | Bonding structure of semiconductor bump and its method |
US5844314A (en) * | 1996-12-18 | 1998-12-01 | Lg Electronics Inc. | Bump comprising protuberances and a method of forming the same |
US6111628A (en) * | 1997-03-06 | 2000-08-29 | Sharp Kabushiki Kaisha | Liquid crystal display device including plural bump electrodes |
US5783465A (en) * | 1997-04-03 | 1998-07-21 | Lucent Technologies Inc. | Compliant bump technology |
US6683384B1 (en) * | 1997-10-08 | 2004-01-27 | Agere Systems Inc | Air isolated crossovers |
US6157079A (en) * | 1997-11-10 | 2000-12-05 | Citizen Watch Co., Ltd | Semiconductor device with a bump including a bump electrode film covering a projecting photoresist |
US6228689B1 (en) * | 1998-04-18 | 2001-05-08 | United Microelectronics Corp. | Trench style bump and application of the same |
KR20010056507A (en) * | 1999-12-15 | 2001-07-04 | 구자홍 | Direct attatch bonding process of bare chip and pwb |
US20010013651A1 (en) * | 1999-12-24 | 2001-08-16 | Fumiki Nakazawa | Semiconductor device and manufacturing method therefor |
US6822336B2 (en) * | 2001-06-27 | 2004-11-23 | Nec Electronics Corporation | Semiconductor device |
JP2004134653A (en) * | 2002-10-11 | 2004-04-30 | Sharp Corp | Substrate connecting structure and fabricating process of electronic parts therewith |
US20040099941A1 (en) * | 2002-11-27 | 2004-05-27 | International Rectifier Corporation | Flip-chip device having conductive connectors |
JP2004200552A (en) * | 2002-12-20 | 2004-07-15 | Seiko Instruments Inc | Semiconductor device |
JP2004214374A (en) * | 2002-12-27 | 2004-07-29 | Toshiba Matsushita Display Technology Co Ltd | Semiconductor device and liquid-crystal display panel |
US20040262778A1 (en) * | 2003-06-30 | 2004-12-30 | Fay Hua | Electromigration barrier layers for solder joints |
US20050082670A1 (en) * | 2003-09-11 | 2005-04-21 | Nordson Corporation | Method for preapplying a viscous material to strengthen solder connections in microelectronic packaging and microelectronic packages formed thereby |
Cited By (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7411297B2 (en) | 2004-06-14 | 2008-08-12 | Micron Technology, Inc. | Microfeature devices and methods for manufacturing microfeature devices |
US20060189118A1 (en) * | 2004-06-14 | 2006-08-24 | Micron Technology, Inc. | Microfeature devices and methods for manufacturing microfeature devices |
US20060194424A1 (en) * | 2004-06-14 | 2006-08-31 | Micron Technology, Inc. | Microfeature devices and methods for manufacturing microfeature devices |
US7199037B2 (en) * | 2004-06-14 | 2007-04-03 | Micron Technology, Inc. | Microfeature devices and methods for manufacturing microfeature devices |
US7253089B2 (en) | 2004-06-14 | 2007-08-07 | Micron Technology, Inc. | Microfeature devices and methods for manufacturing microfeature devices |
US20050277279A1 (en) * | 2004-06-14 | 2005-12-15 | Shijian Luo | Microfeature devices and methods for manufacturing microfeature devices |
US10002814B2 (en) | 2006-03-28 | 2018-06-19 | Intel Corporation | Apparatuses and methods to enhance passivation and ILD reliability |
US20120241952A1 (en) * | 2006-03-28 | 2012-09-27 | Harries Richard J | Apparatuses and methods to enhance passivation and ild reliability |
US20090325347A1 (en) * | 2006-03-28 | 2009-12-31 | Harries Richard J | Apparatuses and methods to enhance passivation and ild reliability |
US8664771B2 (en) * | 2006-03-28 | 2014-03-04 | Intel Corporation | Apparatuses and methods to enhance passivation and ILD reliability |
US20070238222A1 (en) * | 2006-03-28 | 2007-10-11 | Harries Richard J | Apparatuses and methods to enhance passivation and ILD reliability |
US8198185B2 (en) | 2006-03-28 | 2012-06-12 | Intel Corporation | Apparatuses and methods to enhance passivation and ILD reliability |
US20080099916A1 (en) * | 2006-10-26 | 2008-05-01 | Taiwan Tft Lcd Association | Bonding structure and method of fabricating the same |
US7576430B2 (en) * | 2006-10-26 | 2009-08-18 | Taiwan Tft Lcd Association | Bonding structure |
US20090253233A1 (en) * | 2006-10-26 | 2009-10-08 | Taiwan Tft Lcd Association | Method of fabricating bonding structure |
US8211788B2 (en) | 2006-10-26 | 2012-07-03 | Taiwan Tft Lcd Association | Method of fabricating bonding structure |
US8319337B2 (en) * | 2007-02-15 | 2012-11-27 | Chipmos Technologies Inc. | Conductive structure for a semiconductor integrated circuit and method for forming the same |
US20080197467A1 (en) * | 2007-02-15 | 2008-08-21 | Chipmos Technologies Inc. | Conductive structure for a semiconductor integrated circuit and method for forming the same |
US20110134618A1 (en) * | 2009-12-03 | 2011-06-09 | Hannstar Display Corporation | Connection structure for chip-on-glass driver ic and connection method therefor |
US8274150B2 (en) * | 2010-05-26 | 2012-09-25 | Chipmos Technologies Inc. | Chip bump structure and method for forming the same |
US20110291273A1 (en) * | 2010-05-26 | 2011-12-01 | Chipmos Technologies Inc. | Chip bump structure and method for forming the same |
US20170271248A1 (en) * | 2016-03-21 | 2017-09-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semicondcutor package and manufacturing process thereof |
US10276402B2 (en) * | 2016-03-21 | 2019-04-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor package and manufacturing process thereof |
US10049893B2 (en) * | 2016-05-11 | 2018-08-14 | Advanced Semiconductor Engineering, Inc. | Semiconductor device with a conductive post |
US10446411B2 (en) | 2016-05-11 | 2019-10-15 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package with a conductive post |
Also Published As
Publication number | Publication date |
---|---|
US6958539B2 (en) | 2005-10-25 |
JP2002118138A (en) | 2002-04-19 |
US20020048924A1 (en) | 2002-04-25 |
US20040048202A1 (en) | 2004-03-11 |
JP3671192B2 (en) | 2005-07-13 |
TW464927B (en) | 2001-11-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7041589B2 (en) | Metal bump with an insulating sidewall and method of fabricating thereof | |
KR101134168B1 (en) | Semiconductor chip and manufacturing method thereof, display panel using the same and manufacturing method thereof | |
US7763986B2 (en) | Semiconductor chip, film substrate, and related semiconductor chip package | |
US7208835B2 (en) | Integrated circuit package and assembly thereof | |
KR100352566B1 (en) | Active matrix liquid-crystal display device | |
US5679928A (en) | Electrical connecting structure for electrically connecting terminals to each other | |
US7390734B2 (en) | Thin film transistor substrate and manufacturing method thereof | |
KR20150038842A (en) | Driver integrated circuit chip, display device having the same, and method of manufacturing a driver integrated circuit chip | |
JP2004214374A (en) | Semiconductor device and liquid-crystal display panel | |
US6608382B2 (en) | Metal bump | |
US6600543B1 (en) | Liquid crystal display device and method of manufacturing same | |
CN109285845B (en) | Array substrate, display device using the same, and method for manufacturing the same and device | |
US20040099959A1 (en) | Conductive bump structure | |
US20220244603A1 (en) | Lcos structure and method of forming same | |
US5838067A (en) | Connecting device for connecting a semiconductor chip to a conductor | |
US8174110B2 (en) | Semiconductor device having at least two terminals among the plurality of terminals electrically connected to each other while not being adjacent to one other and not being connected to internal circuit | |
US7456475B2 (en) | Display panel | |
US6310299B1 (en) | Glass connector and fabricating method thereof | |
JPH10199927A (en) | Circuit board having anisotropic conductive film, circuit chip and manufacture thereof | |
JPH10308413A (en) | Electronic component and electronic component mount module | |
KR100816335B1 (en) | Thin film transistor array panel and a method for attaching the integrated circuit for the same | |
US11415844B2 (en) | Liquid crystal display | |
US11728261B2 (en) | Chip on film package and display apparatus including the same | |
JP2003007749A (en) | Integrated circuit and display | |
KR20230099157A (en) | Drive Integrated Circuit and Method for Manufacturing thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553) Year of fee payment: 12 |