US6867137B2 - Fabrication method for a semiconductor structure having a partly filled trench - Google Patents
Fabrication method for a semiconductor structure having a partly filled trench Download PDFInfo
- Publication number
- US6867137B2 US6867137B2 US10/660,091 US66009103A US6867137B2 US 6867137 B2 US6867137 B2 US 6867137B2 US 66009103 A US66009103 A US 66009103A US 6867137 B2 US6867137 B2 US 6867137B2
- Authority
- US
- United States
- Prior art keywords
- filling
- trench
- semiconductor structure
- etching step
- etching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32115—Planarisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
- H01L21/32137—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas of silicon-containing layers
Definitions
- the present invention relates to a fabrication method for a semiconductor structure having a partly filled trench.
- FIGS. 2 a-d show diagrammatic illustrations of successive method stages of a fabrication method for a semiconductor structure having a partly filled trench in order to illustrate the problem area on which the invention is based.
- reference symbol 1 designates a silicon semiconductor substrate into which a trench 2 has been etched by means of a hard mask 5 .
- Said trench 2 has been filled with a filling 10 in such a way that the filling 10 projects above a surface OF of the hard mask 5 by a first height h 1 , the filling 10 projecting both in the region of the trench 2 and in the region of the periphery 20 of the trench 2 .
- a filling 10 can be provided by means of a customary CVD deposition process, by way of example.
- a first plasma etching step is carried out using an etchant composition comprising SF 6 /Ar/Cl 2 , a high plasma power being applied, which has the effect that this first etching step proceeds at a relatively high etching rate.
- the reaching of the surface OF of the hard mask 5 is detected by an optical end point identification, although the latter has a certain delay, so that, in the event of the actual end point identification, the filling 10 has already sunk by a depth T 0 in the trench 2 .
- said depth To has a specific fluctuation range ⁇ 1.
- the etchant composition in the plasma reactor is changed over from SF 6 /Ar/Cl 2 to SF 6 /Ar without interrupting the etching process.
- the reason for this is that an etchant composition of SF 6 /Ar is not expedient in the preceding planarization step since such an etchant composition would have poor uniformity on the large surface OF.
- the plasma power is also changed over at the same time as the etchant composition is changed. This has the effect that, during a specific stabilization time period of typically a few seconds, the etching rate and uniformity of the etching process change in a more or less poorly definable manner.
- the filling 10 has sunk by a depth T 1 with a fluctuation range ⁇ 2 in the trench 2 before the beginning of the actual sinking step with the stabilized etchant composition.
- the problem area on which the present invention is based consists in providing an improved fabrication method for a semiconductor structure having a partly filled trench which makes it possible to obtain smaller fluctuations in the final sinking depth.
- the particular advantages of the fabrication method according to the invention are that the method according to the invention enables the final sinking depth to be established with a very small fluctuation range.
- the idea on which the present invention is based consists in the fact that essentially the same gas composition and plasma power are used for the planarization and the subsequent sinking and the stabilization step can be obviated as a result.
- a planarization of the filling is carried out in a zeroth etching step before the first etching step in such a way that the filling projects above the surface of the semiconductor structure by a second height, the filling covering the trench and the periphery of the trench, the zeroth etching step having a higher etching rate than the first etching step.
- etchant composition as for the first and second etching steps but an increased plasma power are used for the zeroth etching step.
- At least the first etching step is carried out with a first time duration which is determined by an end point identification.
- the zeroth etching step and the second etching step are carried out with a predetermined zeroth and second time duration.
- an end point identification could be employed for these etching steps as well.
- the second etching step is carried out with a second time duration which is determined by an end point identification. On account of the defined start depth for the sinking step, the error in the end point determination is also reduced in this step.
- the etchant composition contains SF 6 , Ar and Cl 2 .
- the semiconductor structure comprises a semiconductor substrate and a mask situated thereon, the mask being used for the etching of the trench.
- the end point identification is carried out by interferometry.
- FIGS. 1 a-d show diagrammatic illustrations of successive method stages of a fabrication method for a semiconductor structure having a partly filled trench as an embodiment of the present invention.
- FIGS. 2 a-d show diagrammatic illustrations of successive method stages of a fabrication method for a semiconductor structure having a partly filled trench in order to illustrate the problem area on which the invention is based.
- a zeroth plasma etching step is then effected for the purpose of planarization using an etchant composition of SF 6 /Ar/Cl 2 with a high power and a predetermined time, which step brings about planarization of the filling 10 in such a way that the filling 10 projects above the surface OF of the hard mask 5 by a second height h 2 .
- the filling 10 still covers the trench 2 and the periphery 20 of the trench 2 .
- the etchant composition is not altered or is only altered to an insignificant extent, but the plasma power is significantly reduced, which entails a reduction of the etching rate.
- etching is effected at a reduced etching rate until the filling 10 is essentially planar with the surface OF of the hard mask 5 .
- the end point can be determined relatively precisely by means of an optical end point identification.
- a sinking etching step is carried out with a predetermined time duration and an etchant composition that has not been altered or has been altered to an insignificant extent, in order finally to attain the desired sinking depth T, as is illustrated in FIG. 1 d.
- the final sinking depth T has a significantly smaller fluctuation range than the fluctuation range ⁇ 3 already explained with reference to FIG. 2 d.
- the selection of the mask and substrate materials [lacuna] the arrangement thereof are only by way of example and can be varied in many different ways.
Abstract
Description
Claims (8)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10242629.5 | 2002-09-13 | ||
DE10242629A DE10242629B4 (en) | 2002-09-13 | 2002-09-13 | Manufacturing method for a semiconductor structure with a partially filled trench |
Publications (2)
Publication Number | Publication Date |
---|---|
US20040082142A1 US20040082142A1 (en) | 2004-04-29 |
US6867137B2 true US6867137B2 (en) | 2005-03-15 |
Family
ID=31969124
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/660,091 Expired - Fee Related US6867137B2 (en) | 2002-09-13 | 2003-09-10 | Fabrication method for a semiconductor structure having a partly filled trench |
Country Status (2)
Country | Link |
---|---|
US (1) | US6867137B2 (en) |
DE (1) | DE10242629B4 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7078247B2 (en) * | 2003-06-06 | 2006-07-18 | International Business Machines Corporation | Early detection of contact liner integrity by chemical reaction |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4766090A (en) * | 1986-04-21 | 1988-08-23 | American Telephone And Telegraph Company, At&T Bell Laboratories | Methods for fabricating latchup-preventing CMOS device |
US5175122A (en) * | 1991-06-28 | 1992-12-29 | Digital Equipment Corporation | Planarization process for trench isolation in integrated circuit manufacture |
US5968842A (en) * | 1997-09-12 | 1999-10-19 | United Semiconductor Corp. | Techniques for reduced dishing in chemical mechanical polishing |
US6074954A (en) * | 1998-08-31 | 2000-06-13 | Applied Materials, Inc | Process for control of the shape of the etch front in the etching of polysilicon |
US20020066884A1 (en) | 1999-08-26 | 2002-06-06 | Nien-Yu Tsai | Etching gas for silicon etch back |
US6509607B1 (en) * | 1999-02-18 | 2003-01-21 | Zetex Plc | Semiconductor device with reduced source diffusion distance and method of making same |
US6566229B2 (en) * | 2001-03-05 | 2003-05-20 | Samsung Electronics Co., Ltd. | Method of forming an insulating layer in a trench isolation type semiconductor device |
US6635573B2 (en) * | 2001-10-29 | 2003-10-21 | Applied Materials, Inc | Method of detecting an endpoint during etching of a material within a recess |
US6638853B1 (en) * | 2002-07-03 | 2003-10-28 | Taiwan Semiconductor Manufacturing Co. Ltd. | Method for avoiding photoresist resist residue on semioconductor feature sidewalls |
US6645851B1 (en) * | 2002-09-17 | 2003-11-11 | Taiwan Semiconductor Manufacturing Company | Method of forming planarized coatings on contact hole patterns of various duty ratios |
US6649515B2 (en) * | 1998-09-30 | 2003-11-18 | Intel Corporation | Photoimageable material patterning techniques useful in fabricating conductive lines in circuit structures |
US6713385B1 (en) * | 2002-10-31 | 2004-03-30 | Intel Corporation | Implanting ions in shallow trench isolation structures |
US6764810B2 (en) * | 2002-04-25 | 2004-07-20 | Taiwan Semiconductor Manufacturing Co., Ltd | Method for dual-damascene formation using a via plug |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US66884A (en) * | 1867-07-16 | Improvement in drop-presses | ||
DE10034018A1 (en) * | 2000-07-07 | 2002-01-24 | Infineon Technologies Ag | Support matrix for integrated semiconductors, has frame, conductor track structures, and flowable silicon structures |
-
2002
- 2002-09-13 DE DE10242629A patent/DE10242629B4/en not_active Expired - Fee Related
-
2003
- 2003-09-10 US US10/660,091 patent/US6867137B2/en not_active Expired - Fee Related
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4766090A (en) * | 1986-04-21 | 1988-08-23 | American Telephone And Telegraph Company, At&T Bell Laboratories | Methods for fabricating latchup-preventing CMOS device |
US5175122A (en) * | 1991-06-28 | 1992-12-29 | Digital Equipment Corporation | Planarization process for trench isolation in integrated circuit manufacture |
US5968842A (en) * | 1997-09-12 | 1999-10-19 | United Semiconductor Corp. | Techniques for reduced dishing in chemical mechanical polishing |
US6074954A (en) * | 1998-08-31 | 2000-06-13 | Applied Materials, Inc | Process for control of the shape of the etch front in the etching of polysilicon |
US6284665B1 (en) * | 1998-08-31 | 2001-09-04 | Applied Materials, Inc. | Method for controlling the shape of the etch front in the etching of polysilicon |
US6649515B2 (en) * | 1998-09-30 | 2003-11-18 | Intel Corporation | Photoimageable material patterning techniques useful in fabricating conductive lines in circuit structures |
US6509607B1 (en) * | 1999-02-18 | 2003-01-21 | Zetex Plc | Semiconductor device with reduced source diffusion distance and method of making same |
US20020066884A1 (en) | 1999-08-26 | 2002-06-06 | Nien-Yu Tsai | Etching gas for silicon etch back |
US6566229B2 (en) * | 2001-03-05 | 2003-05-20 | Samsung Electronics Co., Ltd. | Method of forming an insulating layer in a trench isolation type semiconductor device |
US6635573B2 (en) * | 2001-10-29 | 2003-10-21 | Applied Materials, Inc | Method of detecting an endpoint during etching of a material within a recess |
US6764810B2 (en) * | 2002-04-25 | 2004-07-20 | Taiwan Semiconductor Manufacturing Co., Ltd | Method for dual-damascene formation using a via plug |
US6638853B1 (en) * | 2002-07-03 | 2003-10-28 | Taiwan Semiconductor Manufacturing Co. Ltd. | Method for avoiding photoresist resist residue on semioconductor feature sidewalls |
US6645851B1 (en) * | 2002-09-17 | 2003-11-11 | Taiwan Semiconductor Manufacturing Company | Method of forming planarized coatings on contact hole patterns of various duty ratios |
US6713385B1 (en) * | 2002-10-31 | 2004-03-30 | Intel Corporation | Implanting ions in shallow trench isolation structures |
Also Published As
Publication number | Publication date |
---|---|
DE10242629A1 (en) | 2004-04-01 |
US20040082142A1 (en) | 2004-04-29 |
DE10242629B4 (en) | 2006-12-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6426300B2 (en) | Method for fabricating semiconductor device by using etching polymer | |
US6518192B2 (en) | Two etchant etch method | |
US5854136A (en) | Three-step nitride etching process for better critical dimension and better vertical sidewall profile | |
US7112532B2 (en) | Process for forming a dual damascene structure | |
US20070281489A1 (en) | Methods for minimizing mask undercuts and notches for plasma processing system | |
JP2000340552A (en) | Anisotropic nitride etching having high sensitivity with respect to oxide and photoresist layer | |
CN107690692B (en) | Method of forming Shallow Trench Isolation (STI) structure | |
US20040029385A1 (en) | Semiconductor substrate with trenches of varying depth | |
CN100576498C (en) | The formation method of through hole | |
KR20140043880A (en) | Method of plasma etching | |
EP0849789A2 (en) | Method of etching a multilayer IC dielectric structure | |
US6867137B2 (en) | Fabrication method for a semiconductor structure having a partly filled trench | |
US7829472B2 (en) | Method of forming at least an opening using a tri-layer structure | |
US6500727B1 (en) | Silicon shallow trench etching with round top corner by photoresist-free process | |
US20040152331A1 (en) | Process for etching polysilicon gates with good mask selectivity, critical dimension control, and cleanliness | |
US20070167002A1 (en) | Method and apparatus for dielectric etching during integrated circuit fabrication | |
JP3116276B2 (en) | Photosensitive film etching method | |
CN101192535B (en) | Metal line re-etching method of semiconductor substrate | |
US6835670B2 (en) | Method of manufacturing semiconductor device | |
EP2579299B1 (en) | Plasma etching method | |
US9881795B2 (en) | Method of fabricating semiconductors | |
US7186660B2 (en) | Silicon precursors for deep trench silicon etch processes | |
KR19990055775A (en) | Device isolation method of semiconductor device using trench | |
US11037793B2 (en) | Method of plasma etching | |
KR100732737B1 (en) | Method for forming isolation layer of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HANSEL, JANA;RUDOLPH, MATTHIAS;REEL/FRAME:014071/0114 Effective date: 20030929 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: QIMONDA AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023796/0001 Effective date: 20060425 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QIMONDA AG;REEL/FRAME:035623/0001 Effective date: 20141009 |
|
AS | Assignment |
Owner name: POLARIS INNOVATIONS LIMITED, IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:036827/0885 Effective date: 20150708 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20170315 |
|
AS | Assignment |
Owner name: POLARIS INNOVATIONS LIMITED, IRELAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE PATENT 7105729 PREVIOUSLY RECORDED AT REEL: 036827 FRAME: 0885. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:043336/0694 Effective date: 20150708 |