US6775527B2 - Squelch circuit with adjustable reference level - Google Patents

Squelch circuit with adjustable reference level Download PDF

Info

Publication number
US6775527B2
US6775527B2 US10/047,798 US4779802A US6775527B2 US 6775527 B2 US6775527 B2 US 6775527B2 US 4779802 A US4779802 A US 4779802A US 6775527 B2 US6775527 B2 US 6775527B2
Authority
US
United States
Prior art keywords
terminal
current
coupled
input
resistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime, expires
Application number
US10/047,798
Other versions
US20030083029A1 (en
Inventor
Chien-Hsiung Lee
Kun-Chih Chang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Faraday Technology Corp
Original Assignee
Faraday Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Faraday Technology Corp filed Critical Faraday Technology Corp
Assigned to FARADAY TECHNOLOGY CORP. reassignment FARADAY TECHNOLOGY CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHANG, KUN-CHIH, LEE, CHIEN-HSIUNG
Publication of US20030083029A1 publication Critical patent/US20030083029A1/en
Application granted granted Critical
Publication of US6775527B2 publication Critical patent/US6775527B2/en
Adjusted expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G3/00—Gain control in amplifiers or frequency changers without distortion of the input signal
    • H03G3/20—Automatic control
    • H03G3/30—Automatic control in amplifiers having semiconductor devices
    • H03G3/34—Muting amplifier when no signal is present or when only weak signals are present, or caused by the presence of noise signals, e.g. squelch systems
    • H03G3/344—Muting responsive to the amount of noise (noise squelch)

Definitions

  • the invention relates in general to a squelch circuit, and more particularly, to a squelch circuit with an adjustable input level.
  • a squelch circuit is a circuit designed to prevent input signal noise interference, and is used in the prior art to resolve the problems of too muchnoise from comparator.
  • FIG. 1 a the operation theory of a conventional comparator is shown. As shown in FIG. 1, when the conventional comparator receives a positive input voltage, a voltage of logic 1 is output. If the conventional comparator receives a negative input voltage, a voltage of logic 0 is output.
  • a serious drawback of the conventional comparator is that an error output results when the input terminal is interfered by noise. That is, even when the conventional comparator does not receive a positive input voltage, a voltage of logic 1 may be output instead of the voltage of logic 0 which is supposed to be output. The output voltage of logic 1 is caused by noise instead of the real input voltage. Thus, once the comparator is interfered by noise, the output is unstable. To improve this situation, a squelch circuit has been designed.
  • FIG. 1 b the operation theory of a conventional squelch circuit is illustrated.
  • a conventional squelch circuit receives an input voltage larger than the reference level V THP , a voltage of logic 1 is output. If the conventional squelch circuit receives an input voltage smaller than the level V THP , a voltage of logic 0 is output.
  • FIG. 1 c assuming that the input signal of the conventional squelch circuit has a waveform as shown, the conventional squelch circuit outputs a voltage of logic 1 at the portion larger the input level V THP , and outputs a voltage of logic 0 at the portion smaller than the input level V THP .
  • FIG. 2 a schematic circuit diagram of a conventional squelch circuit is shown.
  • Such structure will achieve the above objective, that is, connecting the input positive signal to the input terminal INP, and connecting the input negative signal to the input terminal INN.
  • the output terminal OUT of the comparator 10 outputs a voltage level of logic 1.
  • the output terminal OUT of the comparator 10 outputs a voltage level of logic 0 when the input signal is smaller than the reference level V THP .
  • the above reference level V THP is defined as follows.
  • the squelch circuit has an operation voltage of Vdd.
  • the resistance of the resistors R 2 , R 1 , R 3 , R 4 , R 5 , R 6 , R 7 , R 8 is R 2 , R 1 , R 3 , R 4 , R 5 , R 6 , R 7 , R 8 , the voltage of the input terminal INP and INN is V INP and V INN , respectively, and the node voltage for nodes NP and PN is V NP and V PN , respectively.
  • the input terminal of the comparator 10 receives the voltages of the nodes NP and PN to compare, and the compared result is output from the output terminal OUT. That is, the voltage difference V INP ⁇ V INN and the reference level V THP are compared.
  • V PN V INP ⁇ (V dd /2)( R 7 /( R 7 +R 8 ))
  • V NP V INN +(V dd /2)( R 1 /( R 1 +R 2 ))
  • the reference level of the conventional squelch circuit is not programmable, and so, being easily affected by the operation voltage Vdd, the reference level V THP is not precise.
  • the present invention provides a squelch circuit with an adjustable reference level.
  • the squelch circuit comprises a reference level comparator, which further includes a first, a second, a third and a fourth current input terminal, a first and a second input terminal and an output terminal.
  • a first current source is coupled between the first current input terminal and an operation voltage.
  • a second current source is coupled between the second current input terminal and the operation voltage.
  • a third current source is coupled between the third current input terminal and a ground terminal.
  • a fourth current source is coupled between the fourth current input terminal and the ground terminal.
  • a bias generator is coupled to the first, second, third and fourth current input terminals to generate control signals according to a reference current and control bits, so that the first, second, third and fourth current sources generate the current, which adjusts the reference level.
  • FIG. 1 a shows the operation theory of a conventional comparator
  • FIG. 1 b shows the operation theory of a conventional squelch circuit
  • FIG. 1 c shows a waveform diagram of an input signal of the conventional squelch circuit
  • FIG. 2 shows a circuit diagram of a conventional squelch circuit
  • FIG. 3 shows a schematic structure of a squelch circuit with an adjustable reference level in one preferred embodiment of the present invention.
  • FIG. 3 the schematic structure of a squelch circuit with an adjustable reference level in one preferred embodiment of the present invention is shown.
  • the squelch circuit with an adjustable reference level of the present invention can be used to adjust the reference level V THP .
  • the squelch circuit comprises a bias generator 30 , current sources 42 , 44 , 46 , 48 , resistors R 1 to R 8 , terminal nodes PN and NP, and input terminals INN and INP.
  • the bias generator 30 is used to output current bias signals to each of the current sources 42 , 44 , 46 and 48 .
  • the current source 42 has a first terminal coupled to an operation voltage Vdd, a second terminal coupled to the bias generator 30 , and a third terminal coupled to a first terminal of the resistor R 2 .
  • a second terminal of the resistor R 2 is coupled to the terminal node NP.
  • the resistor R 1 has a first terminal coupled to the terminal node NP and a second terminal coupled to the input terminal INN.
  • the resistor R 5 has a first terminal coupled to the input terminal INN.
  • the resistor R 6 has a first terminal coupled to a second terminal of the resistor R 5 .
  • the current source 46 has a first terminal coupled to a second terminal of the resistor R 6 , a second terminal coupled to the bias generator 30 , and a third terminal coupled to the ground voltage.
  • the current source 44 has a first terminal coupled to the operation voltage Vdd, a second terminal coupled to the bias generator 30 , and a third terminal coupled to a first terminal of the resistor R 4 .
  • the resistor R 3 has a first terminal coupled to a second terminal of the resistor R 4 , and a second terminal coupled to the input terminal INP.
  • the resistor R 7 has a first terminal coupled to the input terminal INP, and a second terminal coupled to the terminal node PN.
  • the resistor R 8 has a first terminal coupled to the terminal node PN, and a second terminal coupled to a first terminal of the current source 48 , a second terminal of which is coupled to the bias generator 30 , and a third terminal of which is coupled to the ground voltage.
  • the squelch circuit with adjustable reference level further comprises a comparator 20 coupled to the terminal nodes PN and NP.
  • the bias generator 30 outputs current bias signals according to a reference current and control bits. Further, the above input terminal INN is a negative input terminal.
  • the reference level of the squelch circuit with an adjustable reference level receives an input voltage larger than the reference level V THP , a voltage of logic 1 is output, while when the input voltage is smaller than the reference level V THP , a voltage of logic 0 is output.
  • the input positive signal is connected to the input terminal INP.
  • the input negative signal is connected to the input terminal INN.
  • the reference level is then adjusted.
  • the input signal (V INP ⁇ V INN ) is larger then the reference level V THP , a voltage of logic 1 is output from the output terminal OUT.
  • the reference level V THP is configured as follows.
  • the resistances of the resistors R 1 , R 2 , R 3 , R 4 , R 5 , R 6 , R 7 and R 8 are denoted as R 1 , R 2 , R 3 , R 4 , R 5 , R 6 , R 7 and R 8 .
  • the input terminal INP has a voltage of V INP .
  • the input terminal INN has a voltage of V INN .
  • the terminal node NP has a voltage of V NP .
  • the terminal node PN has a voltage of V PN . Therefore:
  • V PN V INP ⁇ I*R 7
  • V NP V INN +I*R 1
  • V THP k*Iref*R x *(m+n).
  • the present invention has the following advantages:
  • V THP k*V x *(m+n)
  • V x , m and n are constants
  • V THP is only related to k.
  • k is programmable and controllable
  • V THP is also programmable and can be precisely adjusted.

Abstract

A squelch circuit with an adjustable reference level, having an input level comparator with a first, a second, a third and a fourth current input terminal, a first and a second input terminal, and an output terminal. A first current source is coupled between the first current input terminal and an operation voltage. A second current source is coupled between the second current input terminal and the operation voltage. A third current source is coupled between the third current input terminal and a ground terminal. A fourth current source is coupled between the fourth current input terminal and the ground terminal. A bias generator is coupled to the first, second, third and fourth current sources to generate current control signals thereto according to a reference current and control bits, such that the first, second, third and fourth current sources generate the same current, which adjusts the reference level.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates in general to a squelch circuit, and more particularly, to a squelch circuit with an adjustable input level.
2. Description of the Related Art
A squelch circuit is a circuit designed to prevent input signal noise interference, and is used in the prior art to resolve the problems of too muchnoise from comparator. Referring to FIG. 1a, the operation theory of a conventional comparator is shown. As shown in FIG. 1, when the conventional comparator receives a positive input voltage, a voltage of logic 1 is output. If the conventional comparator receives a negative input voltage, a voltage of logic 0 is output. A serious drawback of the conventional comparator is that an error output results when the input terminal is interfered by noise. That is, even when the conventional comparator does not receive a positive input voltage, a voltage of logic 1 may be output instead of the voltage of logic 0 which is supposed to be output. The output voltage of logic 1 is caused by noise instead of the real input voltage. Thus, once the comparator is interfered by noise, the output is unstable. To improve this situation, a squelch circuit has been designed.
Referring to FIG. 1b, the operation theory of a conventional squelch circuit is illustrated. When a conventional squelch circuit receives an input voltage larger than the reference level VTHP, a voltage of logic 1 is output. If the conventional squelch circuit receives an input voltage smaller than the level VTHP, a voltage of logic 0 is output. Referring to FIG. 1c, assuming that the input signal of the conventional squelch circuit has a waveform as shown, the conventional squelch circuit outputs a voltage of logic 1 at the portion larger the input level VTHP, and outputs a voltage of logic 0 at the portion smaller than the input level VTHP.
Referring to FIG. 2, a schematic circuit diagram of a conventional squelch circuit is shown. Such structure will achieve the above objective, that is, connecting the input positive signal to the input terminal INP, and connecting the input negative signal to the input terminal INN. When the input signal (VINP−VINN) is larger than the reference level VTHP, the output terminal OUT of the comparator 10 outputs a voltage level of logic 1. In contrast, the output terminal OUT of the comparator 10 outputs a voltage level of logic 0 when the input signal is smaller than the reference level VTHP. The above reference level VTHP is defined as follows. The squelch circuit has an operation voltage of Vdd. The resistance of the resistors R2, R1, R3, R4, R5, R6, R7, R8 is R2, R1, R3, R4, R5, R6, R7, R8, the voltage of the input terminal INP and INN is VINP and VINN, respectively, and the node voltage for nodes NP and PN is VNP and VPN, respectively. The input terminal of the comparator 10 receives the voltages of the nodes NP and PN to compare, and the compared result is output from the output terminal OUT. That is, the voltage difference VINP−VINN and the reference level VTHP are compared. In addition, assuming that R1/(R1+R2)=R7/(R7+R8), R1=R5, R2=R6, R3=R7, R4=R8, the structure in the analytic drawing in FIG. 2 has the following relations:
VPN=VINP−(Vdd/2)(R 7/(R 7 +R 8))
VNP=VINN+(Vdd/2)(R 1/(R 1 +R 2))
When VPN=VNP, VTHP=VINP−VINN=(Vdd)/(R1/(R1+R2)). Therefore, the reference level VTHP of the conventional squelch circuit is related to the operation voltage Vdd, R1, and R2. The reference level of the conventional squelch circuit is not programmable, and so, being easily affected by the operation voltage Vdd, the reference level VTHP is not precise.
SUMMARY OF THE INVENTION
The present invention provides a squelch circuit with an adjustable reference level. The squelch circuit comprises a reference level comparator, which further includes a first, a second, a third and a fourth current input terminal, a first and a second input terminal and an output terminal. A first current source is coupled between the first current input terminal and an operation voltage. A second current source is coupled between the second current input terminal and the operation voltage. A third current source is coupled between the third current input terminal and a ground terminal. A fourth current source is coupled between the fourth current input terminal and the ground terminal. A bias generator is coupled to the first, second, third and fourth current input terminals to generate control signals according to a reference current and control bits, so that the first, second, third and fourth current sources generate the current, which adjusts the reference level.
Both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention, as claimed.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1a shows the operation theory of a conventional comparator;
FIG. 1b shows the operation theory of a conventional squelch circuit;
FIG. 1c shows a waveform diagram of an input signal of the conventional squelch circuit;
FIG. 2 shows a circuit diagram of a conventional squelch circuit; and
FIG. 3 shows a schematic structure of a squelch circuit with an adjustable reference level in one preferred embodiment of the present invention.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
Referring to FIG. 3, the schematic structure of a squelch circuit with an adjustable reference level in one preferred embodiment of the present invention is shown.
The squelch circuit with an adjustable reference level of the present invention can be used to adjust the reference level VTHP. The squelch circuit comprises a bias generator 30, current sources 42, 44, 46, 48, resistors R1 to R8, terminal nodes PN and NP, and input terminals INN and INP. The bias generator 30 is used to output current bias signals to each of the current sources 42, 44, 46 and 48. The current source 42 has a first terminal coupled to an operation voltage Vdd, a second terminal coupled to the bias generator 30, and a third terminal coupled to a first terminal of the resistor R2. A second terminal of the resistor R2 is coupled to the terminal node NP. The resistor R1 has a first terminal coupled to the terminal node NP and a second terminal coupled to the input terminal INN. The resistor R5 has a first terminal coupled to the input terminal INN. The resistor R6 has a first terminal coupled to a second terminal of the resistor R5. The current source 46 has a first terminal coupled to a second terminal of the resistor R6, a second terminal coupled to the bias generator 30, and a third terminal coupled to the ground voltage.
The current source 44 has a first terminal coupled to the operation voltage Vdd, a second terminal coupled to the bias generator 30, and a third terminal coupled to a first terminal of the resistor R4. The resistor R3 has a first terminal coupled to a second terminal of the resistor R4, and a second terminal coupled to the input terminal INP. The resistor R7 has a first terminal coupled to the input terminal INP, and a second terminal coupled to the terminal node PN. The resistor R8 has a first terminal coupled to the terminal node PN, and a second terminal coupled to a first terminal of the current source 48, a second terminal of which is coupled to the bias generator 30, and a third terminal of which is coupled to the ground voltage.
The squelch circuit with adjustable reference level further comprises a comparator 20 coupled to the terminal nodes PN and NP. In addition, the bias generator 30 outputs current bias signals according to a reference current and control bits. Further, the above input terminal INN is a negative input terminal.
When the reference level of the squelch circuit with an adjustable reference level receives an input voltage larger than the reference level VTHP, a voltage of logic 1 is output, while when the input voltage is smaller than the reference level VTHP, a voltage of logic 0 is output. Using the structure of the squelch circuit with an adjustable reference level, the input positive signal is connected to the input terminal INP. The input negative signal is connected to the input terminal INN. The reference level is then adjusted. When the input signal (VINP−VINN) is larger then the reference level VTHP, a voltage of logic 1 is output from the output terminal OUT. When the input signal (VINP−VINN) is smaller then the reference level VTHP, a voltage of logic 0 is output from the output terminal OUT. The reference level VTHP is configured as follows. The operation voltage of the squelch circuit with the adjustable reference level is defined as Vdd, while the currents generated by the current sources 42, 44, 46 and 48 are all I. Since the current I is generated according to the control bit k and the reference current Iref received from the bias generator, the current I, the control bits k and the reference current Iref have the relationship of I=k*Iref. k is programmable and controllable. The resistances of the resistors R1, R2, R3, R4, R5, R6, R7 and R8 are denoted as R1, R2, R3, R4, R5, R6, R7 and R8. The input terminal INP has a voltage of VINP. The input terminal INN has a voltage of VINN. The terminal node NP has a voltage of VNP. The terminal node PN has a voltage of VPN. Therefore:
VPN=VINP −I*R 7
VNP=VINN +I*R 1
When VPN=VNP, VINP−VINN=VTHP=I*R1+I*R7=k*Iref*(R1+R7). Assuming that R1/m=R7/n=Rx, where m, n and Rx are constants, VTHP=k*Iref*Rx*(m+n). Assuming that Iref=Vx/Rx, since Rx is a constant, Iref is a constant, so that Vx is also a constant. Consequently, VTHP=k*Vx*(m+n). Therefore, VTHP is only affected by k since Vx, m and n are all constants. Since k is programmable, VTHP is also programmable.
Accordingly, the present invention has the following advantages:
1. VTHP is irrelevant to the operation voltage Vdd since VTHP=k*Vx*(m+n), and Vx, m and n are constants. Therefore, VTHP is only related to k.
2. Since VTHP=k*Vx*(m+n), and Vx, m and n are constants, VTHP is only related to k. As k is programmable and controllable, VTHP is also programmable and can be precisely adjusted.
3. Since the input resistances are R42+R1+R2//R46+R6+R5, and R42 and R46 are the resistances of the current sources 42 and 46, respectively, the input impedance of the squelch circuit with the adjustable reference level is large.
Other embodiments of the invention will appear to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and examples be considered as exemplary only, with a true scope and spirit of the invention being indicated by the following claims.

Claims (3)

What is claimed is:
1. A squelch circuit with an adjustable reference level, the squelch circuit comprising:
an input level comparator, having a first, a second, a third and a fourth current input terminal, a first and a second input terminal, and an output terminal, wherein input signals for the first and the second input terminals are inverted;
a first current source, coupled between the first current input terminal and an operation voltage;
a second current source, coupled between the second current input terminal and the operation voltage;
a third current source, coupled between the third current input terminal and a ground terminal;
a fourth current source, coupled between the fourth current input terminal and the ground terminal; and
a bias generator, coupled to input terminals of the first, second, third and fourth current sources to generate current bias signals to each of the first, second, third and fourth current sources, so that the first, second, third and fourth current sources generate the current, which adjusts the reference level.
2. The squelch circuit according to claim 1, wherein the input level comparator further comprises:
a first resistor, having a first terminal coupled to the first current source and a second terminal;
a second resistor, having a first terminal coupled to the second terminal of the first resistor, and a second terminal coupled to the first input terminal of the reference level comparator;
a third resistor, having a first terminal coupled to the first input terminal of the reference level comparator, and a second terminal;
a fourth resistor, having a first terminal coupled to the second terminal of the third resistor, and a second terminal coupled to the third current source;
a fifth resistor, having a first terminal coupled to the second current source and a second terminal;
a sixth resistor, having a first terminal coupled to the second terminal of the fifth resistor and a second terminal coupled to the second input terminal of the reference level comparator;
a seventh resistor, having a first terminal coupled to the second input terminal of the reference level comparator and a second terminal; and
an eighth resistor, having a first terminal coupled to the second terminal of the seventh resistor and a second terminal coupled to the fourth current source.
3. The squelch circuit according to claim 1, wherein the input level comparator further comprises:
a comparator, having a first input terminal coupled to the second terminal of the first resistor, a second input terminal coupled to the second terminal of the seventh resistor; and
an output terminal.
US10/047,798 2001-10-30 2002-01-14 Squelch circuit with adjustable reference level Expired - Lifetime US6775527B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW90126843 2001-10-30
TW090126843A TW557633B (en) 2001-10-30 2001-10-30 Noise-reduction circuit capable of adjusting input level

Publications (2)

Publication Number Publication Date
US20030083029A1 US20030083029A1 (en) 2003-05-01
US6775527B2 true US6775527B2 (en) 2004-08-10

Family

ID=21679608

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/047,798 Expired - Lifetime US6775527B2 (en) 2001-10-30 2002-01-14 Squelch circuit with adjustable reference level

Country Status (2)

Country Link
US (1) US6775527B2 (en)
TW (1) TW557633B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070197177A1 (en) * 2003-09-10 2007-08-23 Renesas Technology Corp. Squelch detecting circuit

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4186354A (en) * 1977-12-16 1980-01-29 National Semiconductor Corporation Summing amplifier for developing a squelch and meter voltage in a radio receiver
US4893349A (en) * 1986-04-03 1990-01-09 Motorola, Inc. FM communication system with improved response to rayleigh-faded received signals
US4991227A (en) * 1988-01-11 1991-02-05 Motorola, Inc. Squelch circuit with variable squelch tail and variable hysteresis
US5142244A (en) * 1991-05-06 1992-08-25 Harris Corporation Full range input/output comparator
US5315549A (en) * 1991-06-11 1994-05-24 Dallas Semiconductor Corporation Memory controller for nonvolatile RAM operation, systems and methods
US6070063A (en) * 1995-08-31 2000-05-30 Sony Corporation Transmitting apparatus and method of adjusting gain of signal to be transmitted, and receiving apparatus and method of adjusting gain of received signal
US6184726B1 (en) * 1998-06-30 2001-02-06 Sandisk Corporation Adjustable level shifter circuits for analog or multilevel memories
US6486710B1 (en) * 2001-06-29 2002-11-26 Intel Corporation Differential voltage magnitude comparator

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3864583A (en) * 1971-11-11 1975-02-04 Ibm Detection of digital data using integration techniques
US4529947A (en) * 1979-03-13 1985-07-16 Spectronics, Inc. Apparatus for input amplifier stage
US5285481A (en) * 1991-10-15 1994-02-08 National Semiconductor Corporation Receiver circuit with smart squelch
US5727023A (en) * 1992-10-27 1998-03-10 Ericsson Inc. Apparatus for and method of speech digitizing
US5896417A (en) * 1996-10-25 1999-04-20 National Semiconductor Corporation Apparatus utilizing current-to-voltage conversion for transmitting data at different data transfer rates especially in applications such as dual-rate ethernet local-area networks
US6246268B1 (en) * 2000-06-07 2001-06-12 Marvell International Ltd. CMOS integrated signal detection circuit with high efficiency and performance

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4186354A (en) * 1977-12-16 1980-01-29 National Semiconductor Corporation Summing amplifier for developing a squelch and meter voltage in a radio receiver
US4893349A (en) * 1986-04-03 1990-01-09 Motorola, Inc. FM communication system with improved response to rayleigh-faded received signals
US4991227A (en) * 1988-01-11 1991-02-05 Motorola, Inc. Squelch circuit with variable squelch tail and variable hysteresis
US5142244A (en) * 1991-05-06 1992-08-25 Harris Corporation Full range input/output comparator
US5315549A (en) * 1991-06-11 1994-05-24 Dallas Semiconductor Corporation Memory controller for nonvolatile RAM operation, systems and methods
US6070063A (en) * 1995-08-31 2000-05-30 Sony Corporation Transmitting apparatus and method of adjusting gain of signal to be transmitted, and receiving apparatus and method of adjusting gain of received signal
US6184726B1 (en) * 1998-06-30 2001-02-06 Sandisk Corporation Adjustable level shifter circuits for analog or multilevel memories
US6486710B1 (en) * 2001-06-29 2002-11-26 Intel Corporation Differential voltage magnitude comparator
US20030001627A1 (en) * 2001-06-29 2003-01-02 Simoni Steve S. Differential voltage magnitude comparator

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070197177A1 (en) * 2003-09-10 2007-08-23 Renesas Technology Corp. Squelch detecting circuit

Also Published As

Publication number Publication date
TW557633B (en) 2003-10-11
US20030083029A1 (en) 2003-05-01

Similar Documents

Publication Publication Date Title
JP4923442B2 (en) Differential signal transmission circuit and differential signal transmission device
US11750231B2 (en) Peak and gain calibration of a receiver in an isolation product
US6617918B2 (en) Multi-level receiver circuit with digital output using a variable offset comparator
US20060164127A1 (en) High speed peak amplitude comparator
US5050190A (en) Signal detection circuit not affected by minute voltage fluctuations contained in input signal and operation method therefor
JP4348015B2 (en) Circuit for data-dependent voltage bias level
JP4321959B2 (en) Signal compensation circuit and demodulation circuit
US6775527B2 (en) Squelch circuit with adjustable reference level
KR960014410B1 (en) Infrared ray receiving circuit
US11296698B2 (en) Impedance calibration circuit
US6384620B1 (en) Signal deciding apparatus
US11177985B2 (en) Signal output circuit, transmission circuit and integrated circuit
US20060208768A1 (en) High speed peak amplitude comparator
US8754673B1 (en) Adaptive reference voltage generators that support high speed signal detection
JPH04347922A (en) Clamping circuit
US20040150420A1 (en) Resistor mirror
JP2813128B2 (en) Transmission line loss compensation circuit
EP2830214B1 (en) PVT tolerant differential circuit
CN113765513A (en) Impedance correction circuit
CN114679178A (en) Current-steering comparator and capacitance control method
KR20220019748A (en) Impedance calibration circuit
US6680658B2 (en) Modulation circuit for wireless installation
JP2000244290A (en) Voltage level decision circuit
JPH0795019A (en) Electric circuit and receiving circuit
JPH08288803A (en) Binalization circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: FARADAY TECHNOLOGY CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, CHIEN-HSIUNG;CHANG, KUN-CHIH;REEL/FRAME:012508/0768

Effective date: 20011225

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAT HOLDER NO LONGER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: STOL); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12