|Publication number||US6704372 B2|
|Application number||US 09/956,479|
|Publication date||9 Mar 2004|
|Filing date||18 Sep 2001|
|Priority date||18 Sep 2001|
|Also published as||CN1589556A, CN100466643C, DE60235766D1, EP1436958A1, EP1436958A4, EP1436958B1, US7394871, US20030056221, US20040218700, WO2003026242A1|
|Publication number||09956479, 956479, US 6704372 B2, US 6704372B2, US-B2-6704372, US6704372 B2, US6704372B2|
|Inventors||Weimin Zhang, Tim Misko, Jeremy Woodburn|
|Original Assignee||Broadlogic Network Technologies Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (6), Referenced by (14), Classifications (529), Legal Events (6)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The present invention relates generally to broadband communications, and more particularly to a method and circuitry for implementing demodulator circuits.
There is a growing acceptance of video services, such as video on demand, and an anticipated deployment of home servers. As a result, broadband appliance manufacturers have an increasing need to support multiple simultaneous channels of digital content delivered over the cable system. This need includes other systems such as satellite and terrestrial TV systems. The ability to simultaneously demodulate potentially all of the channels viewed by a particular home can fundamentally change the viewing paradigm for video content from one that is driven by network schedules to one that is driven by consumers independent of networks.
FIG. 1 is a simplified high-level block diagram of a traditional multi-channel cable and satellite demodulator 100 of a type that is used in cable and satellite systems. A multi-channel RF input signal typically includes a plurality of RF channels, each characterized by a different carrier frequency and being modulated in accordance with desired information to be carried on that channel. Each channel's bandwidth is less than the spacing of the carrier frequencies. For example, carrier frequencies in the UHF band (300 MHz to 3 GHz) may be spaced at 6 MHz intervals. Included are receiver chains 102 a, 102 b, and 102 c. Each chain includes a tuner 110, an analog-to-digital converter (ADC) 120 and a digital demodulator 130. Digital demodulator 130 includes a forward error correction (FEC) circuit (not explicitly shown).
The function of each tuner 110 is to select an RF channel falling within a specific frequency band. There is one tuner for each RF channel. The input RF signal for a tuner contains many or all RF channels. Each tuner then converts the frequency of its selected RF channel to a lower fixed frequency pass band for cable systems, or to baseband for satellite systems. Each ADC 120 then digitizes the selected RF signal. Then each digital demodulator 130 performs signal demodulation and outputs recovered digital bits with error indication signals.
Each RF channel requires one analog tuner and analog band-pass or low-pass filters. The problem with this approach is that the cost, power consumption, and complexity go up as the required number of RF channels goes up.
The present invention provides a method and circuitry for demodulating signals such as downstream signals. At least some embodiments are characterized by lower cost, lower power consumption, and/or lower complexity.
A digital multi-channel demodulator circuit according to an embodiment of the invention includes a frequency-block down-converter that receives a multi-channel analog RF signal and shifts the multi-channel analog RF signal to a lower frequency band. An ADC receives the multi-channel analog RF signal from the frequency-block down-converter and converts the multi-channel analog RF signal to a multi-channel digital RF signal. A digital channel demultiplexer receives the multi-channel digital RF signal from the ADC and demultiplexes the multi-channel digital RF signal into separate digital RF channels.
Other embodiments include a digital selector that receives the separate RF channels and selects one or more RF channels, and a plurality of demodulators that receive one or more of the RF channels from the digital selector and demodulate one or more of the RF channels.
Other embodiments include a digital tuner for use in multi-channel demodulation. The digital tuner includes a numeric control oscillator (NCO) that generates a select frequency, the select frequency being associated with a corresponding and separate RF channel. A complex multiplier receives the multi-channel digital RF signal and multiplies the multi-channel digital RF signal with the select frequency and passes the result through a low-pass filter LPF to extract the signal that is superimposed on the corresponding RF channel.
Other embodiments include a polyphase channel demultiplexer for use in multi-channel demodulation. The polyphase channel demultiplexer includes at least one low-pass filter (LPF) configured to receive the multi-channel digital RF signal and to synchronize the RF channels. Also included is a discrete Fourier transform circuit (DFT) that demultiplexes the multi-channel digital RF signal into separate digital RF channels.
Embodiments of the present invention achieve their purposes and benefits in the context of known circuit and process technology and known techniques in the electronic and process arts. Further understanding, however, of the nature, features, and advantages of the present invention is realized by reference to the latter portions of the specification, accompanying drawings, and appended claims.
FIG. 1 is a simplified high-level block diagram of a traditional multi-channel cable and satellite demodulator that is used in cable and satellite systems;
FIG. 2 is a simplified high-level block diagram of an exemplary multi-channel demodulator, according to an embodiment of the present invention;
FIG. 3 is a simplified high-level schematic diagram of a digital tuner, according to an embodiment of the present invention;
FIG. 4 is a simplified high-level schematic diagram of a polyphase channel demultiplexer, according to an embodiment of the present invention;
FIG. 5 is a simplified high-level schematic diagram of a M×N digital selector, according to an embodiment of the present invention;
FIG. 6 is a simplified high-level block diagram of an exemplary multi-channel demodulator, according to another embodiment of the present invention;
FIG. 7 is a simplified high-level block diagram of a system using an exemplary multi-channel demodulator, according to another embodiment of the present invention; and
FIG. 8 is a simplified high-level block diagram of a system using an exemplary multi-channel demodulator, according to another embodiment of the present invention.
FIG. 2 is a simplified high-level block diagram of an exemplary multi-channel demodulator 200 according to an embodiment of the present invention. A frequency-block down-converter 210 receives one or more multi-channel analog RF signals which can be sourced by a variety of systems such as satellite systems, terrestrial TV systems, cable systems, etc.
For the purposes of this description, a multi-channel RF signal is an RF signal in a given frequency band that carries multiple RF channels. The frequencies of the incoming RF signal can vary from very low frequencies to tremendously high frequencies. Moreover, in the context of this description, an RF channel is characterized by a carrier signal that falls within the frequency band. A given RF channel carries one or more “content” channels, which are data streams that are superimposed on that channel's carrier frequency and intended to be accessed or used by subscribers. As used here, one RF channel can carry one or more content channels. Accordingly, one RF channel can provide a variety of data streams, some of which are selected by a subscriber, e.g., audio, video, etc. Other data streams might be pre-programmed or selected by a program provider, e.g., conditional access data, etc.
Down converter 210 shifts the multi-channel analog RF signal to a lower frequency band. The frequencies are simply downshifted, i.e., the frequency band of each RF channel and the guard bands remain the same relative to each other, but all are translated down by the same frequency. More specifically, the multi-channel analog RF signal is multiplied by a reference signal to a lower frequency band. Signal components outside the lower frequency band are then filtered out. The frequencies are lowered so that subsequent stages can better process the signal. For example, in some specific embodiments, the frequencies are shifted to a band below 300 MHz, so that they can be processed by a pair of 300 MHz analog-to-digital converters (ADC), or by a single 600 MHz ADC. For cable systems, a single ADC is typically used. For satellite systems, while a single ADC can be used, at least two ADCs are typically used because of more rigid requirements, e.g., synchronization is more difficult due to the higher frequencies.
In this specific embodiment, a bandpass filter 212, which is a part of down converter 210, reduces aliasing from unwanted channels. Because demodulator 200 requires only one single-stage frequency-block down-converter, instead of many RF tuners as in the prior art, the cost of the overall system is reduced.
An ADC 220 then converts the down-converted multi-channel analog RF signal to a multi-channel digital RF signal. In this specific embodiment, ADC 220 is a high-speed ADC so that an entire signal band with n channels can be converted.
A digital channel demultiplexer 230 then demultiplexes the multi-channel digital RF signal into separate digital RF channels C1 to Cn. The specific implementation of channel demultiplexer 230 will depend on the specific application and requirements. Alternative channel demultiplexer embodiments are described in more detail below (FIGS. 2 and 3). Still referring to FIG. 2, an n×m digital selector 240 receives the demultiplexed digital RF channels C1 to Cn and then selects one or more of the RF channels D1 to Dm from one or more of the digital RF channels C1 to Cn. RF channels C1 to Cn contain content channels that are selected or used by a subscriber. Channel-search capabilities of the digital selector 240 renders it much faster than traditional analog channel switching through RF tuners. This is because only the selected channels are later demodulated unlike the systems using RF tuners which demodulate all of the RF channels. Embodiments of the present invention are not only faster but they dissipate less heat because fewer resources are required when demodulating only the selected RF channels.
The m selected RF channels are then fed into respective demodulators 250(1), 250(2), . . . 250(m). The architecture of demodulator 200 enables it to handle multi-channel satellite, terrestrial TV (NTSC, ATSC, DVB-T, etc), and cable downstream signals. In some embodiments demodulators 250(1 . . . m) are shared demodulators because they share resources. Many functional blocks can be shared between different demodulators. Such functional blocks, for example, can include numeric controlled oscillators (NCOs), timing error detection circuitry, carrier recover circuitry, etc. Because of the resource sharing between such demodulators, significant power saving is achieved. Hence, with such embodiments of the present invention, more RF channels can be demodulated in a single chip. In this specific embodiment, demodulators 250(1 . . . m) demodulate only the RF channels that are selected by digital selector 240. In other embodiments, other content channels can be demodulated and which specific content channels that are demodulated will depend on the specific application. After being demodulated, the selected RF channels D1 to Dm then feed into a digital transport interface 260.
FIG. 3 is a simplified high-level schematic diagram of a digital tuner 300, which in some embodiments of the present invention, can be used to implement digital channel demultiplexer 230 of FIG. 2. Digital tuner 300 includes a bank of n numeric control oscillators (NCOs) 310(1 . . . n), complex multipliers 320(1 . . . n), and low-pass filters (LPFs) 330(1 . . . n). One chain of each of these elements is used for each RF channel. The exact number of these elements will depend on the number of RF channels to be demultiplexed. In this specific embodiment, low-pass filters 330 are high-speed finite impulse response (FIR) filters.
In operation, digital tuner 300 receives the RF channels from an ADC, such as ADC 220 of FIG. 2, and then separates the RF channels C1 to Cn, which are in the digital domain. The same multi-channel RF signal from the ADC enters each multiplier, each RF channel having a unique frequency. Because all chains of FIG. 3 operate in a similar same way, only one chain of digital tuner 300 will be described for ease of illustration.
Numeric oscillator 310(1) generates a frequency, or “target” frequency, that matches the characteristic frequency of a desired RF channel, or “target” RF channel. The output of NCO 310(1) is multiplied by all the RF channels received at complex multiplier 320(1). When an multi-channel RF signal is multiplied with the output of NCO 310(1), the frequency of target RF channel signal is shifted to a desired channel. In some embodiments of the present invention, the target RF channel is shifted to a baseband, i.e., centered at DC. LPFs 330(1 . . . n) receive all RF channels and each filters out all RF channels except for its target RF channel. Thus, only the target RF channel passes. Accordingly, separate RF channels exit digital tuner 300, i.e., the multi-channel RF signal is demultiplexed. Digital tuner circuit 300 then outputs the separated RF channels C1 to Cn, each RF channel being centered at baseband.
FIG. 4 is a simplified high-level schematic diagram of a polyphase channel demultiplexer 400, which in some embodiments of the present invention, can be used to implement digital channel demultiplexer 230 of FIG. 2. Polyphase channel demultiplexer 400 includes a bank of low-pass filters (LPFs) 410(1 . . . n) and a discrete Fourier transform circuit (DFT) 420. One LPF is used for each channel, and the exact number of LPFs will thus depend on the number of RF channels to be demultiplexed. In this specific embodiment, low-pass filters 410 are low-speed finite impulse response (FIR) filters. With a polyphase structure, only low-speed FIR filters are required, because the coefficients of each filter are a part of a bigger low-pass filter.
In operation, polyphase channel demux 400 receives the multi-channel RF signal from an ADC, such as ADC 220 of FIG. 2, and then separates the RF channels C1 to Cn, which are in the digital domain. The same multi-channel RF signal from the ADC enters each LPF via a down-sample circuit 430. More specifically, the multi-channel RF signal is down sampled at down-sample circuit 430, i.e., sampled in the time domain so that the multi-channel RF signal passes through LPFs 410(1 . . . n). The multi-channel RF signal passing through LPFs 410(1 . . . n) contains the same information except that in each occurrence, it is phase shifted and time shifted. LPFs 410(1 . . . n) synchronize the RF channels in the time domain such that they differ only in phase.
DFT 420 separates the RF channels from the original RF carrier signal. In some specific embodiments, DFT 420 can be implemented as a combination of different sized fast Fourier transforms (FFTs). The function of DFT 420 is analogous to that of NCOs 310(1 . . . n) of FIG. 3. While digital tuner 300 of FIG. 3 associates each RF channel with a unique frequency, polyphase channel demultiplexer 400 associates each RF channel with a unique phase.
Accordingly, separate RF channels exit polyphase demux 400, i.e., multi-channel RF signal is demultiplexed. Polyphase demux 400 then outputs the separated RF channels C1 to Cn, each RF channel being centered at baseband.
Because the polyphase filter scheme of FIG. 4 does not require NCOs or complex multipliers, it requires less real estate on a chip. Moreover, it reduces power consumption of polyphase demux 400 because there are fewer elements.
FIG. 5 is a simplified high-level schematic diagram of an n×m digital selector 500, which in some embodiments of the present invention, can be used to implement digital selector 240 of FIG. 2. Digital selector 500 includes a bus selector 510, one or more multiple data buses 520, and a time division demultiplexer 530.
In operation, digital selector 500 digitally selects one or more RF channels D1 to Dm from the digital RF channels C1 to Cn and then sends them to appropriate demodulators or output ports (not shown) through different data buses (not shown). Because a bus clock is much faster than the channel-sampling rate, each bus can be used by multiple RF channels with the use of time division multiplexing which occurs before the selected RF channels enter the data buses. Hence, each data bus provides data to multiple demodulators and each output RF signal from a channel demultiplexer (not shown) can be selected to use any data bus.
Other variations, modifications, and alternatives to these specific embodiments are possible. For example, as stated above, each separate RF channel has one or more content channels. Some of these RF channels are selected for demodulation. The specific RF channels selected for demodulation will depend on the specific application.
FIG. 6 is a simplified high-level block diagram of an exemplary multi-channel demodulator 600 according to another embodiment of the present invention. Demodulator 600 is operates similarly to demodulator 200 of FIG. 2. In this specific embodiment, a frequency-block down-converter 610 receives a multi-channel analog RF signal. This signal can be sourced by a variety of systems such as satellite systems, terrestrial TV systems, cable systems, etc. In this specific embodiment, the signal is sourced by a cable system. Accordingly, the multi-channel analog RF signal is shown to be between 540-750 MHz. In other embodiments, the signal can be outside this range. As shown, the incoming RF signal is split into two signal groups, one in the range of 540-645 MHz and the other in the range of 645-750 MHz. Each group is down converted to a lower frequency band of 20-130 MHz so that the groups can be processed by respective 300-MHz ADCs 620 a and 620 b.
ADCs 620 a and 620 b convert the multi-channel analog RF signals to multi-channel digital RF signals. A demultiplexer 630 demultiplexes the multi-channel digital RF signal into separate digital RF channels C1 to Cn. A single multi-channel RF signal can have multiple separate RF signals, e.g., 35 RF channels C1 to C35 per multi-channel RF signal. The exact number will depend on the specific application. A digital selector 640 digitally selects one or more RF channels D1 to Dm from the RF channels C1 to Cn. A single separate RF channel can have multiple separate content signals, e.g., 18 content channels per RF channel. The exact number will depend on the specific application. For example, in FIG. 6, there are 35 separate RF channels C1 to C35. Of those RF channels, 20 RF channels D1 to D20 are selected. Those 20 selected RF channels are sent to a set of demodulators 650(1 . . . 20) for demodulation.
Embodiments of the present invention can be used in a variety of systems to provide cost-effective, reliable, and power-efficient solutions for home entertainment and information, such as delivering complex VLSI for high-performance video, audio and data content. Also, embodiments of the invention leverage the existing operator infrastructure while enabling new home networking architectures, new classes of consumer electronics devices, and new services. Embodiments of the invention can be used with system solutions using standard-process CMOS. FIG. 7 is a simplified high-level block diagram of a system 700 using a multi-channel demodulator 710, according to an embodiment of the present invention. The A/D converter shown on FIG. 7 can be on a chip embodying the invention or on a separate chip.
Systems using the invention are enabled to perform advanced wide-band front-ends for digital set-top boxes, PVRs, home gateways and home media centers. FIG. 8 is a simplified high-level block diagram of a system 800 using a multi-channel demodulator 810, according to an embodiment of the present invention. System 800 of FIG. 8 is a set-top box/PVR/home media server. Systems using the invention are also enabled to support the widest simultaneous reception of entertainment and information content while providing a wide-band return channel for 2-way communications in cable and satellite services.
In conclusion, it can be seen that embodiments of the present invention provide numerous advantages. Principally, embodiments of the invention eliminate the need for multiple downstream tuner/demodulator chipsets and multiple transport engines resulting in significantly reduced cost and power while delivering more than 10× performance and capacity. For satellite services, systems employing embodiments of the invention are able to receive an entire 500 MHz band without analog tuners and to support a DVB-RCS return channel. For cable services, a wide-band receiver using the invention can incorporate a DOCSIS return channel. Embodiments of the invention require only one or a small number of single-stage frequency-block down-converters instead of many RF tuners, which reduces overall system costs. Moreover, embodiments of the invention provide precise frequency spacing between channels, they share resources between different demodulators resulting in significant power savings. Moreover, the RF channel search through a digital selector is much faster than traditional analog channel switch through RF tuners. Moreover, the architecture can be utilized in both satellite and cable systems.
Specific embodiments of the present invention are presented above for purposes of illustration and description. The full description will enable others skilled in the art to best utilize and practice the invention in various embodiments and with various modifications suited to particular uses. After reading and understanding the present disclosure, many modifications, variations, alternatives, and equivalents will be apparent to a person skilled in the art and are intended to be within the scope of this invention. It is to be understood that the implementations of FIGS. 2-6 are merely examples and should not limit the scope of the claims herein. In light of the present invention, one of ordinary skill in the art would recognize many other variations, modifications, and alternatives. For example, the RF channels can be in different frequency bands. Also, the RF channels need not be contiguous. Also, the described circuits and methods can be implemented in a multitude of different forms (i.e., software, hardware such as CMOS, or a combination of both) in a variety of systems. Therefore, it is not intended to be exhaustive or to limit the invention to the specific embodiments described, but is intended to be accorded the widest scope consistent with the principles and novel features disclosed herein, and as defined by the following claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5299192||18 Dec 1992||29 Mar 1994||France Telecom||Digital filter-type frequency demultiplexing device|
|US5504783||19 Nov 1993||2 Apr 1996||Ntt Mobile Communication Network Inc.||Frequency diversity transmitter and receiver|
|US5699363 *||20 Jul 1995||16 Dec 1997||Mms Space Systems Unlimited||Digital signal processing apparatus|
|US6014366||15 Apr 1997||11 Jan 2000||Nec Corporation||Variable-bandwidth frequency division multiplex communication system|
|US6263195||12 Feb 1999||17 Jul 2001||Trw Inc.||Wideband parallel processing digital tuner|
|EP0296175B1 *||26 Jun 1987||28 Apr 1993||Etablissement Public Télédiffusion de France||Method and installation for digital communication, particularly between and toward moving vehicles|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7023871 *||28 May 2003||4 Apr 2006||Terayon Communication Systems, Inc.||Wideband DOCSIS on catv systems using port-trunking|
|US7388932 *||30 Dec 2002||17 Jun 2008||Broadlogic Network Technologies, Inc.||Fully parallel multi-channel demodulator|
|US7394871||21 Jan 2004||1 Jul 2008||Broadlogic Network Technologies, Inc.||Digital implementation of multi-channel demodulators|
|US7916816 *||14 May 2007||29 Mar 2011||Broadcom Corporation||Hardware allocation in a multi-channel communication environment|
|US8310387||24 Aug 2010||13 Nov 2012||Intersil Americas Inc.||Sampling method for time-interleaved data converters in frequency-multiplexed communications systems|
|US8843080||31 Dec 2012||23 Sep 2014||Silicon Laboratories Inc.||Partitioned radio-frequency apparatus and associated methods|
|US20040218700 *||21 Jan 2004||4 Nov 2004||Broadlogic Network Technologies, Inc.||Digital implementation of multi-channel demodulators|
|US20040244043 *||28 May 2003||2 Dec 2004||Lind Paul Alan||Wideband DOCSIS on catv systems using port-trunking|
|US20060039380 *||9 Aug 2005||23 Feb 2006||Cloonan Thomas J||Very high speed cable modem for increasing bandwidth|
|US20060182139 *||23 Jan 2006||17 Aug 2006||Mark Bugajski||Method and system for transforming video streams using a multi-channel flow-bonded traffic stream|
|US20060189291 *||5 Mar 2004||24 Aug 2006||Pugel Michael A||Receiver and method for concurrent receiving of multiple channels|
|US20100165212 *||29 Dec 2008||1 Jul 2010||Nick Cowley||Signal source selection techniques|
|CN100403245C||18 Sep 2006||16 Jul 2008||杭州电子科技大学||Signal processing method for USB bus based built-in virtual instrument|
|WO2003039036A1||30 Oct 2002||8 May 2003||Broadlogic Network Tech Inc||Multi-channel broadband content distribution system|
|U.S. Classification||375/316, 348/E05.003, 375/347|
|International Classification||H04N21/438, H04N21/426, H04W40/22, H04L27/156, H04W4/10, G09G1/28, H04N21/41, H04W84/12, G06K19/00, H04N21/414, H04M3/22, H04W28/16, H04W64/00, H04N5/907, H04J13/00, H04L25/497, H04L25/49, H04L12/08, H04M11/06, H04J13/16, H04N5/12, H01Q21/24, H04W4/16, H04L29/08, H04W68/00, H01Q1/24, H04W8/08, H04W80/06, H04M1/66, H04N5/262, H04N5/272, H04N7/08, G01S19/27, H04N9/79, H04N5/225, H03M13/29, H04N5/38, H04R3/12, G06K17/00, H04J3/06, H04L1/00, H04N5/74, H04W74/08, H04W12/10, H04L7/00, C07C67/54, H04L12/841, G09G1/16, H04N5/92, H04W28/08, H04W4/06, G11B20/14, H04L12/16, H04W72/12, H04W88/18, H01L27/00, G06T9/00, G09G3/02, H04N5/85, H04N5/76, G06F15/173, H04B1/707, H03M13/13, H04W48/08, G06F3/14, G02B26/10, H04N7/24, H04W92/12, G11B20/18, H04L9/32, H04W88/06, H04W4/12, H04L12/28, H04L12/54, G06F15/16, H04W28/04, H03M13/03, H04M3/00, H04L29/06, G06F13/00, H04N1/191, H04W68/02, H04L9/00, G06F9/46, H03M13/23, H04N7/52, H04N5/46, H04W28/18, H04W28/22, G01S5/12, H04N19/00, G06F1/16, G06F12/10, H04W24/08, H04M1/73, H04W12/06, H04L9/28, G11B20/10, H04W88/08, H04W52/24, H04N5/232, H04M3/16, H04W28/02, H04B7/185, G06F11/00, H03L7/091, G09G5/00, H04L27/10, H04M1/247, H04W8/02, H03K5/13, H04L9/10, H04W4/14, H04W8/24, H04W72/14, G04G7/02, H04W8/20, H04N7/01, H04W24/00, H04N5/44, H04N5/66, H04B7/24, H04W36/30, H04N5/775, H04W48/14, H04L12/24, H04L1/18, H04W88/12, H04L27/18, H04L12/853, G06F3/00, H04N9/64, H04N5/91, H04N7/26, H04M1/725, G03B5/00, H04N5/60, H04N1/031, H04W24/04, H04L27/34, H04N5/073, H04N5/64, H04L12/801, G09G5/36, H04W76/04, H04N17/00, H04W24/10, H04N5/765, H04L27/02, H04M1/00, H04N7/015, H04L12/26, G06F13/36, H04L9/08, G01S5/02, H04B17/00, H04B14/00, H04L29/14, G06F13/362, H04N7/16, H04W84/04, H04N5/04, H04W88/04, G06F21/24, H04B7/005, H04N7/36, G10L19/00, H04W72/04, G06F11/10, H04L9/14, G06F13/12, H04W76/06, G03B7/093, G06F15/00, H04W8/06, G03B11/00, G01S5/06, H04L12/46, H04L25/03, G03B17/02, H04W88/02, H04N7/173, H04N9/804, H04W56/00, H04M1/723, H04W84/08, G09C1/00, H04W72/08, G06F1/04, H04N1/028, C07C69/82, H04L25/02, H04L12/417, H04W52/02, H04W36/04, H04W60/00, G06K9/62, G09G5/397, H04M11/00, H03M13/27, H04N9/31, H04W48/16, C07C67/52, H04Q3/00, H04W76/02, G06T1/00, H04N11/20, H04W36/02, H04H60/72, H04M3/42, H01L27/146, G01S1/02, H04W8/26, G08C19/16, H04W84/18, H04W12/04, G09G5/02, H04W48/06, H04N101/00, H04L29/12, H04W36/18, G11B20/22, G06K9/00, H04B7/26, H04W8/16, H03D7/00, H04B1/26, H04B1/16, H04J1/00|
|Cooperative Classification||Y02B60/1225, H04N19/19, H04N19/91, H04N19/625, H04N19/517, H04N19/109, H04N19/70, H04N19/194, H04N19/115, H04N19/527, H04N19/152, H04N19/61, H04N19/51, H04N19/174, H04N19/139, H04Q2213/13109, H04W88/06, G01S5/021, H04L25/4902, H04L12/5695, H04N1/1934, H04M1/72519, H04N7/0122, H04B7/18582, H04N21/43632, H04L69/16, H04M11/06, H04N5/2327, H03L7/091, G06F3/0481, H04J13/0077, H04W76/02, H04N5/23258, G06F11/2007, H04N5/775, H04W84/12, H04N21/4318, H04L25/03343, H04L69/161, H04L65/1016, H04L41/5022, H04M3/007, H04L47/15, H04L25/03866, H04L49/90, H04N21/2383, H04N21/6582, H04N2201/02493, H04L47/12, H04W52/0274, H04J3/0658, G06F21/88, H04L41/5087, H04N5/64, H04N9/641, H04L27/156, H04L2012/40215, H04W72/1268, H04W76/022, H04L9/304, H04L47/193, H04M3/56, H04N21/6187, H04L41/0213, H04N21/43622, H04L29/12471, H04W92/02, G06F2221/2105, H04W56/00, H04M1/723, H04L1/0002, H04L1/0066, G06F9/465, H04L45/04, H04N21/42607, H04N21/440218, H04Q3/0025, H04L12/40117, H04L47/2416, Y10S707/99943, H04L1/0015, H04W4/12, H04W84/08, H04W88/085, H04N5/45, H04L27/3416, H01L27/14625, H04W76/064, H04Q2213/13076, H04L1/0057, H04L1/1685, H04L63/126, H04L65/4092, H04L69/163, H04N21/4181, H04L65/1093, H04N9/8042, Y10S370/907, H04Q2213/1302, H04N5/073, H04Q3/60, H04W36/02, H04L47/14, H04L47/765, H04N5/4401, H04L47/34, H04L41/06, H04J3/0655, H04N21/4314, G06F2221/2115, H04N7/0112, H04W12/10, H04M2203/5054, H04W4/14, H04W72/042, H04N21/4341, H04L41/042, H04W4/10, H04W74/0833, G11B20/10009, H04N2201/3212, H04W92/12, H04N21/4532, H04L1/0068, H04L61/2553, H04W84/042, H04L65/4061, H04N21/4312, H04Q2213/13349, H04L43/0829, H04W28/24, H04N5/04, H04N21/2547, H04W24/00, H04L41/0604, H04W48/08, H04N5/23267, H04N5/23248, H04N5/85, H04L47/822, H04N5/66, H04N1/0318, H04L47/11, H04M1/72533, H04N5/642, H04L12/12, H04N5/4448, H04L2001/0098, H04N1/40, H04W52/0248, H04L41/0206, H04W28/18, H04L1/0071, H04L47/27, H04N2201/3274, H04L51/38, H04W8/26, H04N21/433, H04W80/00, G06F21/6209, H04W52/0216, H04N5/2251, H04N5/23277, H04L1/1841, H04L65/1006, H04N21/4307, H04N21/47211, H04W52/0225, H04S7/301, H04W88/16, H04N7/163, H04N2201/3222, H04N9/642, H04L65/1043, H04N5/46, H04M7/1295, G06F12/109, H04L12/417, G01S1/026, H04N21/42653, H04W74/0816, H04L27/02, H04L41/5009, H04N21/812, G11B27/034, H04B1/707, H04N21/4143, G06F11/1482, G09G5/363, H04L65/605, H04N5/126, H04Q2213/1304, H04N2201/03112, H04W88/08, H04L25/497, G06F21/74, H04N1/031, H04N1/1935, H04L1/006, H04L29/12339, H04L47/2433, H04M7/0057, H04L12/2697, H04W72/1252, H04B7/2687, H04N9/7925, H04Q2213/13039, H04W28/26, H04W4/06, H04N5/2257, G06F1/1639, H04N21/2368, H04W76/06, H04M3/4283, H04W8/245, H04L41/5035, H04N21/41415, H04L29/06027, H04N1/00957, H04L41/046, H04L49/9094, H04R1/028, G06F21/305, H04L69/40, H04L45/24, H04L51/04, G06F1/1626, H04L61/2503, H04N1/32106, H04N5/23254, H04N5/907, H04L9/085, G01S5/06, H04L12/462, H04N21/84, H04L67/1002, H04Q2213/13298, H04J13/16, H04L51/28, H04N9/3129, H04L69/166, H04N5/445, H04W40/00, H04N2201/0094, H04N7/17327, H04L65/607, H04N5/38, H04W8/265, H04M3/16, H04M2203/2088, H04L43/50, H04N21/4623, H04W76/027, H04L47/72, H04N5/272, H04L25/4904, H04W40/02, H04L45/22, H04N21/6175, H04L2012/40273, H04L1/0041, H04L29/06, H04N21/4621, H04L69/18, H04B10/25754, H04W76/005, H04N21/2543, H04L47/10, Y10S370/906, H04N21/854, H04N21/44012, H04N21/234318, G11B20/22, H04B7/2628, H04W74/008, H04L1/187, H04L12/4641, H04N2201/03187, H04Q2213/13095, H04L47/745, H04L47/283, H04L47/824, H04W52/30, H04L69/14, H04W68/00, H04M3/42221, H04N5/76, H04N21/458, H04W64/00, H04L67/1034, H04L25/03038, H04W28/00, G11B20/10425, H04N21/4382, G06F11/1425|
|European Classification||H04N21/426B, H04N21/438M|
|28 May 2002||AS||Assignment|
Owner name: BROADLOGIC NETWORK TECHNOLOGIES, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZHANG, WEIMIN;MISKO, TIM;WOODBURN, JEREMY;REEL/FRAME:012947/0761;SIGNING DATES FROM 20020426 TO 20020429
|13 Jul 2004||CC||Certificate of correction|
|10 Sep 2007||FPAY||Fee payment|
Year of fee payment: 4
|17 Sep 2007||REMI||Maintenance fee reminder mailed|
|10 Aug 2011||FPAY||Fee payment|
Year of fee payment: 8
|28 Jun 2013||AS||Assignment|
Owner name: BROADCOM CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADLOGIC NETWORK TECHNOLOGIES, INC.;REEL/FRAME:030704/0725
Effective date: 20130627