US6383287B1 - System and method for performing diffusion on a three-dimensional substrate - Google Patents

System and method for performing diffusion on a three-dimensional substrate Download PDF

Info

Publication number
US6383287B1
US6383287B1 US09/672,566 US67256600A US6383287B1 US 6383287 B1 US6383287 B1 US 6383287B1 US 67256600 A US67256600 A US 67256600A US 6383287 B1 US6383287 B1 US 6383287B1
Authority
US
United States
Prior art keywords
spherical shaped
outer layer
shaped semiconductor
semiconductor crystal
series
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US09/672,566
Inventor
Murali Hanabe
Nainesh J. Patel
Michael Perdue
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ball Semiconductor Inc
Original Assignee
Ball Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ball Semiconductor Inc filed Critical Ball Semiconductor Inc
Priority to US09/672,566 priority Critical patent/US6383287B1/en
Assigned to BALL SEMICONDUCTOR, INC. reassignment BALL SEMICONDUCTOR, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HANABE, MURALI, PATEL, NAINESH J., PERDUE, MICHAEL
Application granted granted Critical
Publication of US6383287B1 publication Critical patent/US6383287B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/02Elements
    • C30B29/06Silicon
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B11/00Single-crystal growth by normal freezing or freezing under temperature gradient, e.g. Bridgman-Stockbarger method
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/60Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape characterised by shape
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B31/00Diffusion or doping processes for single crystals or homogeneous polycrystalline material with defined structure; Apparatus therefor
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S117/00Single-crystal, oriented-crystal, and epitaxy growth processes; non-coating apparatus therefor
    • Y10S117/90Apparatus characterized by composition or treatment thereof, e.g. surface finish, surface coating
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T117/00Single-crystal, oriented-crystal, and epitaxy growth processes; non-coating apparatus therefor
    • Y10T117/10Apparatus

Definitions

  • the invention relates generally to semiconductor devices, and more particularly, to an apparatus and method for performing diffusion on a device such as a spherical-shaped semiconductor diode.
  • Chips are formed from a flat surface semiconductor wafer.
  • the semiconductor wafer is first manufactured in a semiconductor material manufacturing facility and is then provided to a fabrication facility. At the latter facility, several layers are processed onto the semiconductor wafer surface. Once completed, the wafer is then cut into one or more chips and assembled into packages. Although the processed chip includes several layers fabricated thereon, the chip still remains relatively flat.
  • Manufacturing the wafers requires creating rod-form polycrystalline semiconductor material; precisely cutting ingots from the semiconductor rods; cleaning and drying the cut ingots; manufacturing a large single crystal from the ingots by melting them in a quartz crucible; grinding, etching, and cleaning the surface of the crystal; cutting, lapping and polishing wafers from the crystal; and heat processing the wafers.
  • the wafers produced by the above process typically have many defects. These defects can be attributed to the difficulty in making a single, highly pure crystal due to the cutting, grinding and cleaning processes as well as impurities associated with containers used in forming the crystals. These defects become more and more prevalent as the integrated circuits formed on these wafers contain smaller and smaller dimensions.
  • the present invention accordingly, provides a system and method for performing diffusion on a three-dimensional substrate.
  • the system includes a furnace for providing a doped (e.g., p-type) molten semiconductor material and a dropper for converting the molten semiconductor material into a series of uniformly sized-droplets. The droplets are then provided to a first tube where they solidify into semiconductor crystals.
  • a doped e.g., p-type
  • the semiconductor crystals are then heated for a predetermined period of time until an outer layer of the semiconductor crystals is melted.
  • the melted outer layer can be doped (e.g., n-type) using liquid state diffusion, and then allowed to re-solidify. As a result, a plurality of spherical shaped p-n devices is created.
  • the semiconductor crystals are polished before they are melted.
  • the polishing helps to remove deformities and better insure that the outer layer is of a desired thickness.
  • the dropper utilizes a vibrating nozzle.
  • One embodiment of the method for making a p-n junction on a three-dimensional substrate includes forming a solid spherical shaped semiconductor crystal of a first dopant type. An outer layer of the spherical shaped semiconductor crystal is then melted to a predetermined thickness. A second dopant type can then be provided to the melted outer layer to be diffused into the outer layer. As a result, the doped and melted outer layer can be solidified to form the a p-n junction device.
  • the system and method can be used to make spherical shaped diodes with a uniform layer thickness in a single step operation.
  • FIG. 1 illustrates a side, cut-away view of a processor according to one embodiment of the invention.
  • FIG. 2 is an extended view of the processor of FIG. 1 .
  • FIGS. 3 a - 3 d illustrate different stages of a semiconductor device being processed by the processor of FIGS. 1 and 2 .
  • the reference numeral 10 designates, in general, one embodiment of a processor for forming spherical shaped semiconductor substrates. Formation of the substrates may be facilitated in different manners by varying parameters described herein, including repetitive processing through portions of the processor 10 .
  • the processor 10 can be separated into three sections: an input section 12 , a main furnace section 14 , and a drop section 16 .
  • the input section 12 includes a receiver tube 18 for receiving processing materials, such as granules, gases and the like.
  • the receiver tube 18 is about 2 centimeters in diameter and registers with the main furnace section 14 .
  • An enclosure 20 surrounds the main furnace section 14 and supports a general environment for processing.
  • the enclosure is filled with an insulative material 22 to contain the relatively high temperatures produced in the main furnace section.
  • the enclosure 20 and insulative material 22 provide an inert atmosphere, which prevents burnout of the insulation material 22 and other components stored therein.
  • Disposed within the insulative material is a crucible 24 .
  • the crucible serves to hold molten semiconductor material, yet not react with the material.
  • a lid 26 of the crucible 24 connects to the receiver tube 18 .
  • the lid is threadably engaged to the receiver tube to facilitate removal and separation of the various components.
  • the lid 26 further maintains the inert atmosphere inside the enclosure.
  • Alternative embodiments may have other types of lids that either temporarily or permanently secure the receiver tube 18 to the crucible 24 .
  • the receiver tube 18 can either batch feed or continuously feed raw semiconductor material from the crucible 24 . For each type of feeding, a different lid 26 may be required.
  • the furnace is a fluid-heat type furnace, although other sources of heat may be used.
  • the furnace 30 includes a fluid nozzle 32 through which the fluid may pass.
  • the fluid nozzle 32 further maintains the inert atmosphere inside the enclosure 20 .
  • another device may be used to heat the fluid before it passes through the fluid nozzle 32 .
  • a heat measurement device 34 such as a thermocouple, is attached to the furnace 30 for monitoring the temperature of the furnace 30 and of the crucible 24 .
  • the enclosure 20 along with the crucible 24 , rests-on a support platform 36 .
  • the platform has several apertures to facilitate the various devices and processes herein disclosed.
  • the platform 36 is also able to withstand some of the severe heat that radiates from the furnace 30 while maintaining the inert atmosphere inside the enclosure 20 .
  • the dropper 40 may include a nozzle 50 that injects precise sized droplets of molten semiconductor material from the crucible 24 and into the drop section 16 .
  • the nozzle 50 is further connected to a vibrating plate 52 connected to a piezo-electric (PZT) vibrator 54 .
  • the vibrating plate 52 can be positioned in several different locations, such as a position 52 a illustrated in FIG. 2 in phantom.
  • the PZT vibrator 54 can be controlled to produce a precise movement, which in turn creates a precise size droplet.
  • inert gas may also be applied to facilitate the precise amounts of molten semiconductor material being injected into the drop section 16 .
  • the drop section 16 may be further divided into a first drop section 16 a; and a second drop section 16 b.
  • the first drop section 16 a includes a long drop tube 62 .
  • the drop tube 62 may be stainless steel with an electro-polished inside finish, about five to ten centimeters in diameter and about ten meters in length.
  • the drop tube 62 may include apertures through which a cooling gas 64 may flow.
  • the cooling gas may also include impurities for doping the semiconductor material to a desired level.
  • a first heater 66 is placed adjacent to the drop tube 62 .
  • the first heater 66 maintains a temperature below the melting point of the semiconductor material. However, the temperature is high enough to slow the cooling process of the semiconductor material to thereby reduce the number of different crystalline growth directions formed during solidification.
  • the second drop section 16 b Connected to the first drop section 16 a is the second drop section 16 b, which includes a second heater 70 .
  • the second drop section 16 b may also be stainless steel with an electro-polished inside finish, about five to ten centimeters in diameter and about ten meters in length.
  • the second heater 70 maintains a temperature above the melting point of the semiconductor material. It is understood, however, that in some embodiments, the first heater 66 does not exist. Therefore, in these embodiments, the second heater 70 is the only heater in the drop section 16 .
  • the second drop section 16 b also includes an inlet 72 for providing a dopant gas.
  • the dopant gas includes impurities for doping semiconductor material in the drop section 16 b.
  • first and second drop sections 16 a, 16 b are connected to form one single drop tube 16 .
  • the drop sections 16 a, 16 b are separated, and material must be transported from the first drop section to the second.
  • a polishing system 80 is provided between the first and second drop sections 16 a, 16 b.
  • the polishing system 80 may be a simple “barreling” type of polisher that roughly polishes the outer surface of a spherical substrate.
  • One such polishing system is described in U.S. Pat. No. 5,955,776, which is hereby incorporated by reference.
  • material 104 is placed into the receiver tube 18 .
  • the material includes silicon, it being understood that different types of semiconductor material may also be used.
  • the material 104 may also include an inert carrier gas, such as argon, and one or more dopant materials.
  • the material 104 passes through the lid 26 and into the main furnace section 14 .
  • the furnace 30 can produce temperatures of about 1600° C., which far exceed the melting point of silicon (about 1410° C.). This high temperature causes the material 104 to become a molten mass 108 .
  • the nozzle 40 allows droplets 112 of the molten mass to leave the crucible 24 and enter the drop section 16 .
  • the droplets 112 fall down the drop tube 62 .
  • the drop tube will allow the droplets to cool and form a polycrystalline structure.
  • the cooling gases 64 may be, for example, helium, hydrogen, argon, or nitrogen to facilitate the cooling of the droplets.
  • the cooling gases 64 may also be used to control the rate of descent of the droplets 112 .
  • the processor 10 controls the rate at which the droplets 112 cool. This may occur by many different methods. For example, the cooling gases 64 may be heated. Also, the drop tube 62 may be heated by the heaters 66 . As a result, the droplets 112 will cool very slowly, thereby forming crystals.
  • the cooled droplets form a solid, spherical shaped crystal substrate 114 .
  • the spherical shaped crystal substrate 114 has a diameter of about 1 millimeter.
  • the substrate 114 is a single crystal, while in other embodiments, the substrate is a polycrystal.
  • the substrate 114 has been doped by one or more of the materials provided in the receiver tube 18 , and/or the cooling gas 64 .
  • the substrate 114 will be deemed to be doped with P-type material.
  • spikes 116 are formed during the cooling process. These spikes 116 can be removed by the polishing system 80 . By removing the spikes, later processing of the device can be more precisely controlled. However, as will become more evident in the following discussion, the spikes 116 may eventually be removed from the substrate 114 by later processing. The substrate 114 (polished or not) is then provided into the second drop section 16 b.
  • the substrate now designated with the reference numeral 118 , has a solid core portion 120 and a melted outer layer 122 .
  • the thickness of the melted outer layer 122 can be precisely controlled by the amount of time the substrate 118 is in the second drop section 16 b and the temperature inside the second drop section.
  • the dopant gas from inlet 72 may serve to float (to control or sustain the descent of) the substrate 118 inside the second drop section 16 b for a predetermined period of time.
  • the overall length of the second drop section 16 b can be precisely determined to accommodate the desired thickness of the melted outer layer 122 .
  • the melted outer layer 122 is formed, it is susceptible to receive impurities. These impurities can be provided by the dopant gas from the inlet 72 . In continuance of the previous example, the impurities may be ntype, as contrasted with the p-type core portion 120 .
  • the substrate now designated with the reference numeral 124 , can be cooled. Once cooled, a solidified outer layer 126 is formed, having a precise and uniform thickness. In the present example, a P-N diode of precise dimension has thereby been formed.

Abstract

A system and method for performing diffusion on a three-dimensional substrate is provided. The system includes a furnace for providing a doped (e.g., p-type) molten semiconductor material and a dropper for converting the molten semiconductor material into a series of uniformly sized droplets. The droplets are then provided to a first tube where they solidify into a semiconductor crystals. The semiconductor crystals are then heated for a predetermined period of time until an outer layer of the semiconductor crystals is melted. The melted outer layer can then be doped (e.g., n-type) and then allowed to re-solidify. As a result, a plurality of spherical shaped p-n devices is created.

Description

BACKGROUND OF THE INVENTION
The invention relates generally to semiconductor devices, and more particularly, to an apparatus and method for performing diffusion on a device such as a spherical-shaped semiconductor diode.
Conventional integrated circuits, or “chips,” are formed from a flat surface semiconductor wafer. The semiconductor wafer is first manufactured in a semiconductor material manufacturing facility and is then provided to a fabrication facility. At the latter facility, several layers are processed onto the semiconductor wafer surface. Once completed, the wafer is then cut into one or more chips and assembled into packages. Although the processed chip includes several layers fabricated thereon, the chip still remains relatively flat.
Manufacturing the wafers requires creating rod-form polycrystalline semiconductor material; precisely cutting ingots from the semiconductor rods; cleaning and drying the cut ingots; manufacturing a large single crystal from the ingots by melting them in a quartz crucible; grinding, etching, and cleaning the surface of the crystal; cutting, lapping and polishing wafers from the crystal; and heat processing the wafers. Moreover, the wafers produced by the above process typically have many defects. These defects can be attributed to the difficulty in making a single, highly pure crystal due to the cutting, grinding and cleaning processes as well as impurities associated with containers used in forming the crystals. These defects become more and more prevalent as the integrated circuits formed on these wafers contain smaller and smaller dimensions.
In U.S. Pat. No. 5,955,776, which is hereby incorporated by reference, a method and apparatus for manufacturing spherical-shaped semiconductor integrated circuit devices is disclosed. Although certain systems and methods for performing various processing operations are discussed in the above-referenced patent, it is desired to further improve on the operations. For example, in making a p-n junction diode, a first type (e.g. n-type) outer layer is diffused onto a second type (e.g., p-type) spherical shaped semiconductor substrate. It is desired that both the outer layer and the inner substrate are maintained at an appropriate shape, thickness, and diffusion concentration.
U.S. Pat. Ser. Nos. 09/490,650 and 09/489,782, which are hereby incorporated by reference, provide improved methods for doping material on a spherical shaped substrate in a non-contact environment. These methods can be used to make spherical p-n junction diodes for solar cell applications. It is desired, however, to make uniform sized spherical p-n diodes in a continuous operation (e.g., a single step).
SUMMARY OF THE INVENTION
The present invention, accordingly, provides a system and method for performing diffusion on a three-dimensional substrate. In one embodiment, the system includes a furnace for providing a doped (e.g., p-type) molten semiconductor material and a dropper for converting the molten semiconductor material into a series of uniformly sized-droplets. The droplets are then provided to a first tube where they solidify into semiconductor crystals.
The semiconductor crystals are then heated for a predetermined period of time until an outer layer of the semiconductor crystals is melted. The melted outer layer can be doped (e.g., n-type) using liquid state diffusion, and then allowed to re-solidify. As a result, a plurality of spherical shaped p-n devices is created.
In some embodiments, the semiconductor crystals are polished before they are melted. The polishing helps to remove deformities and better insure that the outer layer is of a desired thickness.
In some embodiments, the dropper utilizes a vibrating nozzle.
One embodiment of the method for making a p-n junction on a three-dimensional substrate includes forming a solid spherical shaped semiconductor crystal of a first dopant type. An outer layer of the spherical shaped semiconductor crystal is then melted to a predetermined thickness. A second dopant type can then be provided to the melted outer layer to be diffused into the outer layer. As a result, the doped and melted outer layer can be solidified to form the a p-n junction device.
Therefore, what is provided is an improved system and method for performing diffusion on a three-dimensional substrate. In the present example, the system and method can be used to make spherical shaped diodes with a uniform layer thickness in a single step operation.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 illustrates a side, cut-away view of a processor according to one embodiment of the invention.
FIG. 2 is an extended view of the processor of FIG. 1.
FIGS. 3a-3 d illustrate different stages of a semiconductor device being processed by the processor of FIGS. 1 and 2.
DESCRIPTION OF THE PREFERRED EMBODIMENT
The present disclosure relates to semiconductor processing. It is understood that the following disclosure provides many different embodiments, or examples, for implementing different features of the invention. Specific examples of components, sizes, and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to limit the invention from that described in the claims.
Referring to FIG. 1, the reference numeral 10 designates, in general, one embodiment of a processor for forming spherical shaped semiconductor substrates. Formation of the substrates may be facilitated in different manners by varying parameters described herein, including repetitive processing through portions of the processor 10.
The processor 10 can be separated into three sections: an input section 12, a main furnace section 14, and a drop section 16. The input section 12 includes a receiver tube 18 for receiving processing materials, such as granules, gases and the like. The receiver tube 18 is about 2 centimeters in diameter and registers with the main furnace section 14.
An enclosure 20 surrounds the main furnace section 14 and supports a general environment for processing. The enclosure is filled with an insulative material 22 to contain the relatively high temperatures produced in the main furnace section. The enclosure 20 and insulative material 22 provide an inert atmosphere, which prevents burnout of the insulation material 22 and other components stored therein. Disposed within the insulative material is a crucible 24. The crucible serves to hold molten semiconductor material, yet not react with the material.
A lid 26 of the crucible 24 connects to the receiver tube 18. In the present embodiment, the lid is threadably engaged to the receiver tube to facilitate removal and separation of the various components. The lid 26 further maintains the inert atmosphere inside the enclosure. Alternative embodiments may have other types of lids that either temporarily or permanently secure the receiver tube 18 to the crucible 24. The receiver tube 18 can either batch feed or continuously feed raw semiconductor material from the crucible 24. For each type of feeding, a different lid 26 may be required.
Immediately surrounding the outside of the crucible 24 is a furnace 30. In the present embodiment, the furnace is a fluid-heat type furnace, although other sources of heat may be used. The furnace 30 includes a fluid nozzle 32 through which the fluid may pass. The fluid nozzle 32 further maintains the inert atmosphere inside the enclosure 20. Although not shown, another device may be used to heat the fluid before it passes through the fluid nozzle 32. Also, a heat measurement device 34, such as a thermocouple, is attached to the furnace 30 for monitoring the temperature of the furnace 30 and of the crucible 24.
The enclosure 20, along with the crucible 24, rests-on a support platform 36. The platform has several apertures to facilitate the various devices and processes herein disclosed. The platform 36 is also able to withstand some of the severe heat that radiates from the furnace 30 while maintaining the inert atmosphere inside the enclosure 20.
Referring also to FIG. 2, attached to a bottom portion of the crucible 24, as seen in FIG. 1, is a dropper 40. The dropper 40 may include a nozzle 50 that injects precise sized droplets of molten semiconductor material from the crucible 24 and into the drop section 16. In one embodiment, the nozzle 50 is further connected to a vibrating plate 52 connected to a piezo-electric (PZT) vibrator 54. The vibrating plate 52 can be positioned in several different locations, such as a position 52 a illustrated in FIG. 2 in phantom. The PZT vibrator 54 can be controlled to produce a precise movement, which in turn creates a precise size droplet. Alternatively, or in combination with the nozzle, inert gas may also be applied to facilitate the precise amounts of molten semiconductor material being injected into the drop section 16.
The drop section 16 may be further divided into a first drop section 16 a; and a second drop section 16 b. The first drop section 16 a includes a long drop tube 62. For example, the drop tube 62 may be stainless steel with an electro-polished inside finish, about five to ten centimeters in diameter and about ten meters in length. The drop tube 62 may include apertures through which a cooling gas 64 may flow. The cooling gas may also include impurities for doping the semiconductor material to a desired level. In some embodiments, a first heater 66 is placed adjacent to the drop tube 62. The first heater 66 maintains a temperature below the melting point of the semiconductor material. However, the temperature is high enough to slow the cooling process of the semiconductor material to thereby reduce the number of different crystalline growth directions formed during solidification.
Connected to the first drop section 16 a is the second drop section 16 b, which includes a second heater 70. The second drop section 16 b may also be stainless steel with an electro-polished inside finish, about five to ten centimeters in diameter and about ten meters in length. The second heater 70 maintains a temperature above the melting point of the semiconductor material. It is understood, however, that in some embodiments, the first heater 66 does not exist. Therefore, in these embodiments, the second heater 70 is the only heater in the drop section 16.
The second drop section 16 b also includes an inlet 72 for providing a dopant gas. The dopant gas includes impurities for doping semiconductor material in the drop section 16 b.
In some embodiments, the first and second drop sections 16 a, 16 b are connected to form one single drop tube 16. In other embodiments, the drop sections 16 a, 16 b are separated, and material must be transported from the first drop section to the second.
In some embodiments, a polishing system 80 is provided between the first and second drop sections 16 a, 16 b. For example, the polishing system 80 may be a simple “barreling” type of polisher that roughly polishes the outer surface of a spherical substrate. One such polishing system is described in U.S. Pat. No. 5,955,776, which is hereby incorporated by reference.
In operation, material 104 is placed into the receiver tube 18. For the sake of example, the material includes silicon, it being understood that different types of semiconductor material may also be used. The material 104 may also include an inert carrier gas, such as argon, and one or more dopant materials. The material 104 passes through the lid 26 and into the main furnace section 14. The furnace 30 can produce temperatures of about 1600° C., which far exceed the melting point of silicon (about 1410° C.). This high temperature causes the material 104 to become a molten mass 108.
Referring also to FIG. 3a, the nozzle 40 allows droplets 112 of the molten mass to leave the crucible 24 and enter the drop section 16. The droplets 112 fall down the drop tube 62. The drop tube will allow the droplets to cool and form a polycrystalline structure. The cooling gases 64 may be, for example, helium, hydrogen, argon, or nitrogen to facilitate the cooling of the droplets. The cooling gases 64 may also be used to control the rate of descent of the droplets 112.
In some embodiments, the processor 10 controls the rate at which the droplets 112 cool. This may occur by many different methods. For example, the cooling gases 64 may be heated. Also, the drop tube 62 may be heated by the heaters 66. As a result, the droplets 112 will cool very slowly, thereby forming crystals.
Referring to also to FIG. 3b, as the droplets 112 approach the bottom portion of the first drop section 16 a, as seen in FIG. 2, the cooled droplets form a solid, spherical shaped crystal substrate 114. In the present example, the spherical shaped crystal substrate 114 has a diameter of about 1 millimeter. In some embodiments, the substrate 114 is a single crystal, while in other embodiments, the substrate is a polycrystal. The substrate 114 has been doped by one or more of the materials provided in the receiver tube 18, and/or the cooling gas 64. For the sake of example, the substrate 114 will be deemed to be doped with P-type material.
It is noted that sometimes, a plurality of deformities, such as spikes 116, are formed during the cooling process. These spikes 116 can be removed by the polishing system 80. By removing the spikes, later processing of the device can be more precisely controlled. However, as will become more evident in the following discussion, the spikes 116 may eventually be removed from the substrate 114 by later processing. The substrate 114 (polished or not) is then provided into the second drop section 16 b.
Referring now to FIG. 3c, the relatively high temperature created by the second heater 70 exceeds the melting point of the semiconductor material. As a result, the substrate, now designated with the reference numeral 118, has a solid core portion 120 and a melted outer layer 122. The thickness of the melted outer layer 122 can be precisely controlled by the amount of time the substrate 118 is in the second drop section 16 b and the temperature inside the second drop section. For example, the dopant gas from inlet 72 may serve to float (to control or sustain the descent of) the substrate 118 inside the second drop section 16 b for a predetermined period of time. In another example, the overall length of the second drop section 16 b can be precisely determined to accommodate the desired thickness of the melted outer layer 122.
Once the melted outer layer 122 is formed, it is susceptible to receive impurities. These impurities can be provided by the dopant gas from the inlet 72. In continuance of the previous example, the impurities may be ntype, as contrasted with the p-type core portion 120.
Referring now to FIG. 3d, once the impurities have been deposited into the melted outer layer 122, the substrate, now designated with the reference numeral 124, can be cooled. Once cooled, a solidified outer layer 126 is formed, having a precise and uniform thickness. In the present example, a P-N diode of precise dimension has thereby been formed.
It is understood that several variations may be made in the foregoing. For example, different heating steps may be used in different parts of the processor. Further still, a catcher (not shown) may be included to receive the material and facilitate the heating or cooling process. The catcher may also be used to return the material to a furnace section for additional processing. Other modifications, changes and substitutions are also intended in the foregoing disclosure and in some instances some features of the invention will be employed without a corresponding use of other features. Accordingly, it is appropriate that the appended claims be construed broadly and in a manner consistent with the scope of the invention.

Claims (17)

What is claimed is:
1. A method of processing a spherical shaped semiconductor diode, the method comprising the steps of:
forming a solid spherical shaped semiconductor crystal of a first dopant;
melting an outer layer of the spherical shaped semiconductor crystal;
providing a second dopant to the melted outer layer to be diffused into the outer layer;
solidifying the melted outer layer to form the spherical shaped semiconductor diode.
2. The method of claim 1 further comprising:
polishing the solid spherical shaped semiconductor crystal before melting the outer layer.
3. The method of claim 1 wherein the steps of melting, providing, and solidifying are performed while containing the spherical shaped semiconductor crystal in a non-contact environment.
4. The method of claim 3 wherein the containing is performed by allowing the spherical shaped semiconductor crystal to fall while it is being processed.
5. The method of claim 3 wherein the containing is performed by floating the spherical shaped semiconductor crystal while it is being processed.
6. The method of claim 1 wherein second dopant is provided with a carrier gas and the carrier gas also serves to float the spherical shaped semiconductor crystal while it is being processed.
7. A system for processing a spherical shaped semiconductor diode, the system comprising:
means for forming a solid spherical shaped semiconductor crystal of a first dopant;
means for melting an outer layer of the spherical shaped semiconductor crystal;
means for providing a second dopant to the melted outer layer to be diffused into the outer layer;
means for solidifying the melted outer layer to form the spherical shaped semiconductor diode.
8. The system of claim 7 further comprising:
means for polishing the solid spherical shaped semiconductor crystal before melting the outer layer.
9. The system of claim 7 wherein the means for melting, providing, and solidifying perform the corresponding functions in a non-contact environment.
10. The system of claim 9 wherein the means for melting, providing, and solidifying perform the corresponding functions while the spherical shaped semiconductor crystal is floating.
11. The system of claim 7 wherein the second dopant is provided with a carrier gas and the carrier gas also serves to float the spherical shaped semiconductor crystal while it is being processed.
12. The system of claim 7 further comprising:
means for forming a liquid droplet of semiconductor material of a predetermined volume.
13. The system of claim 12 wherein the means for forming a liquid droplet utilizes a piezo-electric vibrator.
14. A system for processing a series of spherical shaped semiconductor devices, the system comprising:
a furnace for providing a molten semiconductor material;
a dropper for converting the molten semiconductor material into a series of uniformly sized droplets;
a first tube for allowing the series of droplets to solidify into a series of semiconductor crystals;
a second tube for receiving the series of semiconductor crystals;
a heater for heating an interior portion of the second tube to a temperature above the melting point of the semiconductor material;
means for allowing the series of semiconductor crystals to move through the second tube until an outer layer of the semiconductor crystals is melted;
an inlet for introducing a dopant into the second tube for reacting with the melted outer layer of the semiconductor crystals; and
means for allowing each semiconductor crystal with the doped outer layer to solidify, thereby creating the series of series of spherical shaped semiconductor devices.
15. The system of claim 14 further comprising:
a polisher positioned between the first and second tubes.
16. The system of claim 14 wherein the first and second tubes are joined to form a single, larger tube.
17. The system of claim 14 wherein the dropper utilizes a vibrating nozzle.
US09/672,566 2000-09-28 2000-09-28 System and method for performing diffusion on a three-dimensional substrate Expired - Fee Related US6383287B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/672,566 US6383287B1 (en) 2000-09-28 2000-09-28 System and method for performing diffusion on a three-dimensional substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/672,566 US6383287B1 (en) 2000-09-28 2000-09-28 System and method for performing diffusion on a three-dimensional substrate

Publications (1)

Publication Number Publication Date
US6383287B1 true US6383287B1 (en) 2002-05-07

Family

ID=24699093

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/672,566 Expired - Fee Related US6383287B1 (en) 2000-09-28 2000-09-28 System and method for performing diffusion on a three-dimensional substrate

Country Status (1)

Country Link
US (1) US6383287B1 (en)

Citations (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2503452A1 (en) 1974-01-28 1975-07-31 Texas Instruments Inc PROCESS FOR PRODUCING SPHERICAL SEMICONDUCTOR PARTICLES
USRE31473E (en) 1977-02-07 1983-12-27 Texas Instruments Incorporated System for fabrication of semiconductor bodies
JPS59117109A (en) 1982-12-24 1984-07-06 Fujitsu Ltd Manufacture of semiconductor single crystal ball
US4738831A (en) 1986-10-31 1988-04-19 The United States Of America As Represented By The Administrator Of The National Aeronautics & Space Administration Method and apparatus for growing crystals
US4749615A (en) 1986-10-31 1988-06-07 Stemcor Corporation Semiconductor dopant source
JPH02119241A (en) 1988-10-28 1990-05-07 Matsushita Electric Ind Co Ltd Semiconductor integrated circuit device
US5069740A (en) 1984-09-04 1991-12-03 Texas Instruments Incorporated Production of semiconductor grade silicon spheres from metallurgical grade silicon particles
US5223452A (en) 1989-12-21 1993-06-29 Knepprath Vernon E Method and apparatus for doping silicon spheres
US5278097A (en) 1989-07-31 1994-01-11 Texas Instruments Incorporated Method of making doped silicon spheres
DE4427686A1 (en) 1993-08-04 1995-02-09 Nat Res Inst Metals Method for producing a single crystal
US5462639A (en) 1994-01-12 1995-10-31 Texas Instruments Incorporated Method of treating particles
US5560543A (en) 1994-09-19 1996-10-01 Board Of Regents, The University Of Texas System Heat-resistant broad-bandwidth liquid droplet generators
US5571366A (en) 1993-10-20 1996-11-05 Tokyo Electron Limited Plasma processing apparatus
JPH1033969A (en) 1996-07-22 1998-02-10 Jiyousuke Nakada Manufacture of spherical body of inorganic material and manufacturing apparatus therefor
US5817173A (en) 1994-11-10 1998-10-06 Nakata; Josuke Method for making spherical crystals
US5955776A (en) 1996-12-04 1999-09-21 Ball Semiconductor, Inc. Spherical shaped semiconductor integrated circuit
EP0947613A1 (en) 1997-10-23 1999-10-06 Josuke Nakata Method of manufacturing single crystal and apparatus for manufacturing single crystal
US6041735A (en) 1998-03-02 2000-03-28 Ball Semiconductor, Inc. Inductively coupled plasma powder vaporization for fabricating integrated circuits
US6055928A (en) 1998-03-02 2000-05-02 Ball Semiconductor, Inc. Plasma immersion ion processor for fabricating semiconductor integrated circuits
US6117772A (en) 1998-07-10 2000-09-12 Ball Semiconductor, Inc. Method and apparatus for blanket aluminum CVD on spherical integrated circuits
US6120602A (en) 1998-10-15 2000-09-19 Starmet Corporation Method and apparatus for fabricating near spherical semiconductor single crystal particulate and the spherical product produced

Patent Citations (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2503452A1 (en) 1974-01-28 1975-07-31 Texas Instruments Inc PROCESS FOR PRODUCING SPHERICAL SEMICONDUCTOR PARTICLES
USRE31473E (en) 1977-02-07 1983-12-27 Texas Instruments Incorporated System for fabrication of semiconductor bodies
JPS59117109A (en) 1982-12-24 1984-07-06 Fujitsu Ltd Manufacture of semiconductor single crystal ball
US5069740A (en) 1984-09-04 1991-12-03 Texas Instruments Incorporated Production of semiconductor grade silicon spheres from metallurgical grade silicon particles
US4738831A (en) 1986-10-31 1988-04-19 The United States Of America As Represented By The Administrator Of The National Aeronautics & Space Administration Method and apparatus for growing crystals
US4749615A (en) 1986-10-31 1988-06-07 Stemcor Corporation Semiconductor dopant source
JPH02119241A (en) 1988-10-28 1990-05-07 Matsushita Electric Ind Co Ltd Semiconductor integrated circuit device
US5278097A (en) 1989-07-31 1994-01-11 Texas Instruments Incorporated Method of making doped silicon spheres
US5223452A (en) 1989-12-21 1993-06-29 Knepprath Vernon E Method and apparatus for doping silicon spheres
DE4427686A1 (en) 1993-08-04 1995-02-09 Nat Res Inst Metals Method for producing a single crystal
US5571366A (en) 1993-10-20 1996-11-05 Tokyo Electron Limited Plasma processing apparatus
US5462639A (en) 1994-01-12 1995-10-31 Texas Instruments Incorporated Method of treating particles
US5560543A (en) 1994-09-19 1996-10-01 Board Of Regents, The University Of Texas System Heat-resistant broad-bandwidth liquid droplet generators
US5817173A (en) 1994-11-10 1998-10-06 Nakata; Josuke Method for making spherical crystals
JPH1033969A (en) 1996-07-22 1998-02-10 Jiyousuke Nakada Manufacture of spherical body of inorganic material and manufacturing apparatus therefor
US5955776A (en) 1996-12-04 1999-09-21 Ball Semiconductor, Inc. Spherical shaped semiconductor integrated circuit
EP0947613A1 (en) 1997-10-23 1999-10-06 Josuke Nakata Method of manufacturing single crystal and apparatus for manufacturing single crystal
US6041735A (en) 1998-03-02 2000-03-28 Ball Semiconductor, Inc. Inductively coupled plasma powder vaporization for fabricating integrated circuits
US6055928A (en) 1998-03-02 2000-05-02 Ball Semiconductor, Inc. Plasma immersion ion processor for fabricating semiconductor integrated circuits
US6117772A (en) 1998-07-10 2000-09-12 Ball Semiconductor, Inc. Method and apparatus for blanket aluminum CVD on spherical integrated circuits
US6120602A (en) 1998-10-15 2000-09-19 Starmet Corporation Method and apparatus for fabricating near spherical semiconductor single crystal particulate and the spherical product produced

Similar Documents

Publication Publication Date Title
US8591851B2 (en) Methods and apparatuses for manufacturing cast silicon from seed crystals
US4312700A (en) Method for making silicon rods
CN101796226A (en) Methods and apparatuses for manufacturing cast silicon from seed crystals
US3453352A (en) Method and apparatus for producing crystalline semiconductor ribbon
US3226269A (en) Monocrystalline elongate polyhedral semiconductor material
US6074476A (en) Non-contact processing of crystal materials
US4032370A (en) Method of forming an epitaxial layer on a crystalline substrate
US6264742B1 (en) Single crystal processing by in-situ seed injection
US4923561A (en) Crystal growth method
US6383287B1 (en) System and method for performing diffusion on a three-dimensional substrate
US5133829A (en) Single wafer regrowth of silicon
JP2008239438A (en) Manufacturing process and manufacturing apparatus for spherical crystal
US5178840A (en) Single wafer regrowth of silicon
Grabmaier Silicon
US8975093B2 (en) Complete recrystallization of semiconductor wafers
US5161717A (en) Spin casting of silicon wafers
US6428618B2 (en) Method for forming a solid solution alloy crystal
JPH085760B2 (en) Method for producing Hgl-xo Cdxo Te crystal ingot
US7387948B2 (en) Structure and method of forming a semiconductor material wafer
JPH06168898A (en) Spin casting of silicon wafer due to regrowth of silicon
JPS5935589Y2 (en) Liquid phase crystal growth equipment
AU2012203668A1 (en) Methods and apparatuses for manufacturing cast silicon from seed crystals
Anner et al. Wafers
JP2006036581A (en) Method for producing granular crystal
Muhlbauer et al. Silicon

Legal Events

Date Code Title Description
AS Assignment

Owner name: BALL SEMICONDUCTOR, INC., TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HANABE, MURALI;PATEL, NAINESH J.;PERDUE, MICHAEL;REEL/FRAME:011168/0355

Effective date: 20000920

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20060507