Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS6348726 B1
Publication typeGrant
Application numberUS 09/766,037
Publication date19 Feb 2002
Filing date18 Jan 2001
Priority date18 Jan 2001
Fee statusPaid
Also published asUS6617197
Publication number09766037, 766037, US 6348726 B1, US 6348726B1, US-B1-6348726, US6348726 B1, US6348726B1
InventorsJaime Bayan, Peter Howard Spalding
Original AssigneeNational Semiconductor Corporation
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Multi row leadless leadframe package
US 6348726 B1
Abstract
A packaging arrangement is described that utilizes a conductive panel (such as a leadless leadframe) as its base. The conductive panel has a matrix of device areas that each include a plurality of rows of contacts that are located outside of a die area. Tie bars provide support for the various contacts. Some of the tie bars are arranged to extend between adjacent contacts in the same row and some of the tie bars are arranged to extend diagonally between associated contacts in adjacent rows that are not adjacent one another. During packaging, the tie bars can be severed by cutting along lines (e.g. saw streets) that run adjacent the rows after a molding operation. The described panels are particularly useful in packages having three or more rows of contacts.
Images(7)
Previous page
Next page
Claims(12)
What is claimed is:
1. A conductive panel suitable for use in semiconductor packaging, the conductive panel comprising a matrix of device areas formed in the conductive panel, each device area including a plurality of rows of contacts that are located outside of a die area, and a multiplicity of tie bars that provide support for the contacts, wherein some of the tie bars are arranged to extend between adjacent contacts in the same row and some of the tie bars are arranged to extend diagonally between associated contacts in adjacent rows that are not adjacent one another.
2. A conductive panel as recited in claim 1 wherein the contacts in each device area are arranged in at least three adjacent rows.
3. A conductive panel as recited in claim 1 wherein the tie bars have a thickness that is less than the thickness of the contacts.
4. A conductive panel as recited in claim 1 wherein each device area further includes a die attach pad and wherein some of the tie bars in each particular device area connect an inner row of the contacts to their associated die attach pad.
5. A conductive panel as recited in claim 2 wherein the tie bars are arranged such that the tie bars may all be severed by sawing only along saw streets defined between adjacent rows and adjacent the inner and outer rows.
6. A conductive panel as recited in claim 5 wherein a majority of the contacts in each intermediate row have associated tie bars that are coupled to two adjacent contacts in the same row and to a diagonally positioned contact in each adjacent row.
7. A conductive panel as recited in claim 6 wherein:
the tie bars have a thickness that is less than the thickness of the contacts; and
each device area further includes a die attach pad and wherein some of the tie bars in each particular device area connect an inner row of the contacts to their associated die attach pad.
8. An apparatus as recited in claim 7 wherein the panel is formed from copper.
9. A packaged semiconductor device comprising:
a die attach pad formed from a sheet of conductive leadframe material;
a plurality of rows of independent contacts that are arranged in at least three rows located about the die attach pad, the contacts being formed from the same sheet of conductive leadframe material that is used to form the die attach pad;
a die mounted on the die attach pad, the die having bond pads thereon that are electrically coupled to corresponding contacts by bonding wires; and
a cap molded over the die, bonding wires and contacts to protect the die and bonding wires while leaving a bottom surface of the contacts exposed, wherein the cap substantially alone serves to hold the contacts in place in the packaged semiconductor device.
10. A packaged semiconductor device as recited in claim 9 wherein the sheet of conductive leadframe material is formed from copper.
11. A packaged semiconductor device comprising:
a die attach pad formed from a conductive material;
a plurality of rows of independent contacts that are arranged in at least three rows located about the die attach pad, the contacts being formed from the same sheet of conductive material that is used to form the die attach pad;
a die mounted on the die attach pad, the die having bond pads thereon that are electrically coupled to corresponding contacts by bonding wires;
a cap molded over the die, bonding wires and contacts to protect the die and bonding wires while leaving a bottom surface of the contacts exposed, wherein the cap serves to hold the contacts in place in the packaged semiconductor device; and
a plurality of cuts that cut through the cap in lines adjacent the rows of contacts, where tie bars had previously existed to support the contacts and die attach pads during handling prior to the formation of the cap, the cuts being arranged to electrically isolate the contacts.
12. A packaged semiconductor device as recited in claim 11 wherein the cuts are filed with a filler material.
Description
BACKGROUND OF THE INVENTION

The present invention relates generally to semiconductor packaging and more particularly to improved leadless leadframe based packaging.

A leadless leadframe package (LLP) is a relatively new integrated circuit package design that contemplates the use of a metal (typically copper) leadframe type substrate structure in the formation of the conductive elements of a package. As illustrated in FIG. 1, in typical leadless leadframe packages, a copper leadframe strip or panel 101 is patterned (typically by stamping or etching) to define a plurality of arrays 103 of chip substrate features 105. Each chip substrate feature 105 includes a die attach pad 107 and a plurality of contacts 109 disposed about their associated die attach pad 107. Very fine tie bars 111 are used to support the die attach pads 107 and contacts 109.

During assembly, dice are attached to the respective die attach pads and conventional wire bonding is used to electrically couple bond pads on each die to their associated contacts 109 on the leadframe strip 101. After the wire bonding, a plastic cap is molded over the top surface of the each array 103 of wire bonded dice. The wire bonded units are then singulated and tested using conventional sawing and testing techniques. During singulation, the tie bars 111 are cut and therefore the only materials holding the contacts 109 in place is the molding material. The resulting packaged chip can then be surface mounted on a printed circuit board or other substrate using conventional techniques.

Although leadless leadframe packaging has proven to be a cost-effective packaging arrangement, there are continuing efforts to further reduce the costs associated with packaging. Most existing leadless leadframe designs have only one or two rows of contacts 109. Accordingly additional and improved leadless leadframe designs that are particularly well suited for use in relatively high pin count devices would be desirable.

SUMMARY OF THE INVENTION

To achieve the foregoing and other objects and in accordance with the purpose of the present invention, a packaging arrangement is described that utilizes a conductive panel (such as a leadless leadframe) as its base. The conductive panel has a matrix of device areas that each include a plurality of rows of contacts that are located outside of a die area. Tie bars provide support for the various contacts. Some of the tie bars are arranged to extend between adjacent contacts in the same row and some of the tie bars are arranged to extend diagonally between associated contacts in adjacent rows that are not adjacent one another. With the described arrangement, during packaging, the tie bars can be severed by cutting along lines (e.g. saw streets) that run adjacent the rows after a molding operation.

In some preferred embodiments, the contacts in each device area are arranged at least three adjacent rows deep. The tie bars may have a thickness that is less than the thickness of the contacts, as for example about half the thickness of the contacts to make cutting easier. Methods of packaging integrated circuit devices using such conductive panels are also described.

DESCRIPTION OF THE DRAWINGS

The invention, together with further objects and advantages thereof, may best be understood by reference to the following description taken in conjunction with the accompanying drawings in which:

FIG. 1 is a diagrammatic top view of a conventional lead frame strip suitable for use in forming leadless leadframe packages.

FIG. 2(a) is a diagrammatic top view of a conductive panel in accordance with one embodiment of the present invention.

FIG. 2(b) is a diagrammatic top view of a portion of the conductive strip of FIG. 2(a) corresponding to a single device area in accordance with one embodiment of the present invention.

FIG. 3, is a diagrammatic cross sectional side view of the device area illustrated in FIG. 2(b) taken along line 33 of FIG. 2(b).

FIG. 4 is a diagrammatic cross sectional side view of the portion of the conductive strip illustrated in FIG. 2(b) after a molding operation but before the tie bars are severed.

FIG. 5 is a diagrammatic cross sectional side view of the portion of the conductive strip illustrated in FIG. 4 after the tie bars are severed and highlighting the saw paths.

FIG. 6 is a diagrammatic bottom view of the portion of a device packaged in accordance with one embodiment of the present invention.

FIG. 7(a) is a diagrammatic top view of a segment of a conductive strip in accordance with another embodiment of the present invention.

FIG. 7(b) is a diagrammatic top view of a portion of the conductive strip of FIG. 7(a) corresponding to a single device area in accordance with another embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

The present invention will now be described in detail with reference to a few preferred embodiments thereof as illustrated in the accompanying drawings. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art, that the present invention may be practiced without some or all of these specific details. In other instances, well known process steps have not been described in detail in order to not unnecessarily obscure the present invention.

Referring initially to FIG. 2(a) a leadless leadframe suitable for use in accordance with one embodiment of the present invention will be described. As seen therein, a conductive panel 201 is provided that has a plurality of segments 202 each having a device area 203 formed thereon. In the embodiment shown, the conductive panel takes the form of a leadframe strip having a one dimensional array of device areas 203. However, in alternative embodiments, conductive panels having a wide variety of different shapes (e.g. panels) and device area layouts (e.g. two dimensional arrays or blocks of two dimensional arrays) may be provided. In still other embodiments, each segment of a constructive strip or panel may have an array of device areas therein.

As best seen in FIG. 2(b), each device area 203 has a die attach pad 205 a plurality of rows of contacts 209 and a number of tie bars 211 that support the contacts 209. In the embodiment shown, three rows of contacts 209 are provided that circumscribe the die attach pad 209. In alternative embodiments, fewer or additional rows of contacts may be provided and the rows of contact do not necessarily need to extend around each side of the die.

The tie bars 211 include some bars 213 that extend perpendicularly between adjacent contacts in adjacent rows, and some bars 214 that extend diagonally between contacts in adjacent rows. The tie bars 211 are organized such that they can all be severed by cutting along saw lines 218 that run parallel to the rows of contacts 209 without traversing the die attach pad 205. This allows the tie bars to be removed easily during or after packaging thereby isolating the contacts.

For the purposes of explanation consider contact 223, which is located in a middle row to the side of die attach pad 205 in FIG. 2(b). Contact 223 has diagonally extending tie bars that couple it to diagonally positioned contacts 222 and 226 in the outer and inner rows respectively. Contact 223 also has perpendicularly extending tie bars that couple it to adjacent contacts 224 and 225 in the outer and inner rows respectively. It should be apparent that all four of the tie bars coupled to contact 223 can be severed simply by cutting along side the rows of contacts. It is particularly important to note that in the illustrated embodiment, contact 223 does not have tie bars that couple it to adjacent contact 221 and 227 in the same row. This is because such tie bars could not be severed by cutting along the rows of contacts. Rather, the cut would need to pass into the region of the die attach pad which (while possible) would require several more cutting passes and significantly extra care unless one is willing to cut through he die attach pad as well.

It should be appreciated that in theory, the contacts could be held in place only by tie bars that extend perpendicularly between adjacent rows (e.g., like the tie bars that extend from contacts 223 to contact 224 and 225 respectively. Although such an arrangement seem to work reasonably for devices having one or two rows of contacts, when three or more rows of contacts are provided, our experience has been that such structures often do not provide sufficient strength and rigidity to support the contacts in many situations. Therefore it is desirable to have a mechanism for providing additional rigidity, which is provided by the diagonally extending tie bars. In the embodiment shown, the tie bars extend diagonally in only one direction. However, it should be appreciated that the pattern of diagonally extending tie bars can be varied widely and that even crossing (X-shaped) arrangements may be appropriate in some circumstances. For example, in addition to diagonal tie bars extending from contact 223 to contacts 224 and 225, additional tie bars could be provided to connect to contacts 228 and 229.

It should be appreciated that contacts that are not positioned to a side of the die attach pad 205 can generally be supported by tie bars extending in any direction. That is, they can be supported by tie bars that extend perpendicularly between adjacent contacts in the same row, tie bars that extend perpendicularly between adjacent contacts in adjacent rows, and/or tie bars that extend diagonally between contacts in adjacent rows. This is because the tie bars would be cut in one of the sawing passes that are made along the various rows regardless of their orientation (as best understood be concurrently reviewing FIG. 5 which illustrates appropriate saw lines for the illustrated leadframe).

In order to make the sawing easier, the tie bars 211 may be reduced in thickness relative to the thickness of the contact 209 as best illustrated in FIG. 3. By way of example tie bar thicknesses in the range of about 30-70% (as for example, 50%) of the leadframe thickness have been found to work well for the tie bars. During production of the leadframe, the thickness of the tie bars can be reduced using conventional etching techniques. Preferably the top portion of the tie bars are removed as opposed to the bottoms portion in an effort to keep the required depth of the cuts relatively lower. It should be appreciated that if the cuts need to be deep enough to cut through the entire thickness of the leadframe, the likelihood of causing damage in the resulting package is increased.

The described leadframes can be used to package a wide variety of devices using relatively conventional steps. Generally, an appropriate die will be adhered to each die attach pad 205 in the leadframe panel or strip 201. If it is desired, the die attach pad can be thinned during thinning of the tie bars to provide a lower profile package. Bond pads on the dice are then electrically connected to their associated contacts 209 using conventional techniques such as wire bonding. After the wire bonding (or alternative means of electrically connecting the bond pads to the contacts), a molding operation is preformed to provide a molded plastic cap. As best illustrated in FIG. 4, the cap 250 covers the die 252, encapsulates the bonding wires 254, and covers the contacts 209 while leaving the bottom surface of the contacts exposed to form external contacts for the package 260. At this point the contacts remain electrically connected via the tie bars 211.

After the cap has been applied, the tie bars can be severed by cutting along saw lines 270 that extend along rows of the contacts as best illustrated in FIG. 5. The saw lines are intended to sever each of the tie bars 211. In the unlikely event that there is a reason to electrically couple two adjacent contacts, this can be done by positioning a tie bar between such contacts in a manner that would not be cut during the sawing operations. In the embodiment shown, the device area is only supported by corner support bars 264 (illustrated in FIG. 2(b). It should be appreciated that further support can be provided by adding more tie bars (not shown) that couple more (or all) of the outer contacts to the surrounding support. These peripheral tie bars may be removed by cutting along the outside of the outer row of contacts 209 or they may be severed during singulation of the packaged devices 260. The primary drawback to the latter approach is the cosmetic appearance of the resulting package which would have runners that extend to the side of the package from all (or many) of the outer row of contacts.

For functional reasons, there will often be no need to fill the cut lines 270. However, for cosmetic purposes it may be desirable to fill the cut lines. If desired, the cut lines can be filled with any suitable material such as epoxy. When the packaging is completed, the resulting package will have an appearance as illustrated in FIG. 6.

Referring next to FIGS. 7(a) and 7(b) another embodiment of the present invention is illustrated. This embodiment is very similar to the embodiment illustrated in FIGS. 2(a) and 2(b). However, in this embodiment, a plurality of devices areas are defined within each segment 102 of the leadframe strip. Also, in this embodiment tie bars are provided which couple each of the outer contacts to something in the surrounding support structure (i.e., an extended supporting tie bar).

Although only one embodiment of the present invention has been described, it should be understood that the present invention may be embodied in many other specific forms without departing from the spirit or scope of the invention. Particularly, although the invention has been described primarily in terms of devices having three uniform rows of contacts, it should be appreciated that the invention is equally applicable to devices having more or fewer rows and devices that have non-uniform contact spacing. The conductive panels have been described primarily in terms of copper leadframe strips, however again, the geometry of the panels, as well as the conductive materials that they are made from may be widely varied. Therefore, the present examples are to be considered as illustrative and not restrictive, and the invention is not to be limited to the details given herein, but may be modified within the scope of the appended claims.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US6031292 *18 Jul 199729 Feb 2000Hitachi Cable, Ltd.Semiconductor device, interposer for semiconductor device
US6215179 *19 Feb 199910 Apr 2001Mitsubishi Denki Kabushiki KaishaSemiconductor device
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6667541 *15 Oct 199923 Dec 2003Matsushita Electric Industrial Co., Ltd.Terminal land frame and method for manufacturing the same
US6674154 *27 Feb 20026 Jan 2004Matsushita Electric Industrial Co., Ltd.Lead frame with multiple rows of external terminals
US68189739 Sep 200216 Nov 2004Amkor Technology, Inc.Exposed lead QFP package fabricated through the use of a partial saw process
US6975022 *16 Mar 200113 Dec 2005Sanyo Electric Co., Ltd.Board for manufacturing a BGA and method of manufacturing semiconductor device using thereof
US6995459 *22 Feb 20057 Feb 2006Amkor Technology, Inc.Semiconductor package with increased number of input and output pins
US7001798 *12 Nov 200221 Feb 2006Oki Electric Industry Co., Ltd.Method of manufacturing semiconductor device
US702619210 Jun 200211 Apr 2006Matsushita Electric Industrial Co. Ltd.Terminal land frame and method for manufacturing the same
US706441918 Jun 200420 Jun 2006National Semiconductor CorporationDie attach region for use in a micro-array integrated circuit package
US70758165 Dec 200311 Jul 2006Micron Technology, Inc.Quad flat no-lead (QFN) grid array package, method of making and memory module and computer system including same
US7087986 *18 Jun 20048 Aug 2006National Semiconductor CorporationSolder pad configuration for use in a micro-array integrated circuit package
US7109572 *5 Dec 200319 Sep 2006Micron Technology, Inc.Quad flat no lead (QFN) grid array package
US718313431 Aug 200427 Feb 2007Micron Technology, Inc.Ultrathin leadframe BGA circuit package
US7235888 *10 Jan 200526 Jun 2007Nitto Denko CorporationMethod for manufacturing semiconductor device, adhesive sheet for use therein and semiconductor device
US7253506 *23 Jun 20037 Aug 2007Power-One, Inc.Micro lead frame package
US725946018 Jun 200421 Aug 2007National Semiconductor CorporationWire bonding on thinned portions of a lead-frame configured for use in a micro-array integrated circuit package
US727978030 Aug 20059 Oct 2007Micron Technology, Inc.Quad flat no-lead (QFN) grid array package, method of making and memory module and computer system including same
US7294911 *29 Aug 200213 Nov 2007Micron Technology, Inc.Ultrathin leadframe BGA circuit package
US730122528 Feb 200627 Nov 2007Freescale Semiconductor, Inc.Multi-row lead frame
US7443012 *12 Sep 200528 Oct 2008Oki Electric Industry Co., Ltd.Semiconductor device
US7521294 *25 Aug 200621 Apr 2009Amkor Technology, Inc.Lead frame for semiconductor package
US760848221 Dec 200627 Oct 2009National Semiconductor CorporationIntegrated circuit package with molded insulation
US768789327 Dec 200630 Mar 2010Amkor Technology, Inc.Semiconductor package having leadframe with exposed anchor pads
US76878997 Aug 200730 Mar 2010Amkor Technology, Inc.Dual laminate package structure with embedded elements
US76922865 Aug 20086 Apr 2010Amkor Technology, Inc.Two-sided fan-out wafer escape package
US771443128 Nov 200611 May 2010Amkor Technology, Inc.Electronic component package comprising fan-out and fan-in traces
US77232106 Jun 200725 May 2010Amkor Technology, Inc.Direct-write wafer level chip scale package
US772385221 Jan 200825 May 2010Amkor Technology, Inc.Stacked semiconductor package and method of making same
US77328994 Feb 20098 Jun 2010Amkor Technology, Inc.Etch singulated semiconductor package
US7732901 *18 Mar 20088 Jun 2010Stats Chippac Ltd.Integrated circuit package system with isloated leads
US776813517 Apr 20083 Aug 2010Amkor Technology, Inc.Semiconductor package with fast power-up cycle and method of making same
US77773511 Oct 200717 Aug 2010Amkor Technology, Inc.Thin stacked interposer package
US78080846 May 20085 Oct 2010Amkor Technology, Inc.Semiconductor package with half-etched locking features
US7816186 *6 Mar 200719 Oct 2010Unisem (Mauritius) Holdings LimitedMethod for making QFN package with power and ground rings
US782999018 Jan 20079 Nov 2010Amkor Technology, Inc.Stackable semiconductor package including laminate interposer
US78473865 Nov 20077 Dec 2010Amkor Technology, Inc.Reduced size stacked semiconductor package and method of making the same
US784739230 Sep 20087 Dec 2010Amkor Technology, Inc.Semiconductor device including leadframe with increased I/O
US78723433 Feb 201018 Jan 2011Amkor Technology, Inc.Dual laminate package structure with embedded elements
US787596321 Nov 200825 Jan 2011Amkor Technology, Inc.Semiconductor device including leadframe having power bars and increased I/O
US790266024 May 20068 Mar 2011Amkor Technology, Inc.Substrate for semiconductor device and manufacturing method thereof
US790685512 Apr 201015 Mar 2011Amkor Technology, Inc.Stacked semiconductor package and method of making same
US791571627 Sep 200729 Mar 2011Stats Chippac Ltd.Integrated circuit package system with leadframe array
US7928542 *6 Mar 200919 Apr 2011Amkor Technology, Inc.Lead frame for semiconductor package
US793259519 Mar 201026 Apr 2011Amkor Technology, Inc.Electronic component package comprising fan-out traces
US79360539 Nov 20063 May 2011Stats Chippac Ltd.Integrated circuit package system with lead structures including a dummy tie bar
US794403211 Sep 200917 May 2011National Semiconductor CorporationIntegrated circuit package with molded insulation
US795645316 Jan 20087 Jun 2011Amkor Technology, Inc.Semiconductor package with patterning layer and method of making same
US79608184 Mar 200914 Jun 2011Amkor Technology, Inc.Conformal shield on punch QFN semiconductor package
US796899821 Jun 200628 Jun 2011Amkor Technology, Inc.Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package
US79771632 Jul 200912 Jul 2011Amkor Technology, Inc.Embedded electronic component package fabrication method
US797777410 Jul 200712 Jul 2011Amkor Technology, Inc.Fusion quad flat semiconductor package
US79822976 Mar 200719 Jul 2011Amkor Technology, Inc.Stackable semiconductor package having partially exposed semiconductor die and method of fabricating the same
US79822983 Dec 200819 Jul 2011Amkor Technology, Inc.Package in package semiconductor device
US79899336 Oct 20082 Aug 2011Amkor Technology, Inc.Increased I/O leadframe and semiconductor device including same
US800875827 Oct 200830 Aug 2011Amkor Technology, Inc.Semiconductor device with increased I/O leadframe
US802658923 Feb 200927 Sep 2011Amkor Technology, Inc.Reduced profile stackable semiconductor package
US80587159 Jan 200915 Nov 2011Amkor Technology, Inc.Package in package device for RF transceiver module
US806782110 Apr 200829 Nov 2011Amkor Technology, Inc.Flat semiconductor package with half package molding
US807205018 Nov 20086 Dec 2011Amkor Technology, Inc.Semiconductor device with increased I/O leadframe including passive device
US808486818 Jun 201027 Dec 2011Amkor Technology, Inc.Semiconductor package with fast power-up cycle and method of making same
US8088650 *20 Jul 20093 Jan 2012Chipmos Technologies (Bermuda) Ltd.Method of fabricating chip package
US808914125 Jan 20103 Jan 2012Amkor Technology, Inc.Semiconductor package having leadframe with exposed anchor pads
US808914517 Nov 20083 Jan 2012Amkor Technology, Inc.Semiconductor device including increased capacity leadframe
US80891593 Oct 20073 Jan 2012Amkor Technology, Inc.Semiconductor package with increased I/O density and method of making the same
US810203728 Feb 201124 Jan 2012Amkor Technology, Inc.Leadframe for semiconductor package
US811945518 Mar 201121 Feb 2012Amkor Technology, Inc.Wafer level package fabrication method
US812506428 Jul 200828 Feb 2012Amkor Technology, Inc.Increased I/O semiconductor package and method of making same
US818445331 Jul 200822 May 2012Amkor Technology, Inc.Increased capacity semiconductor package
US818857910 Dec 201029 May 2012Amkor Technology, Inc.Semiconductor device including leadframe having power bars and increased I/O
US818858419 Mar 201029 May 2012Amkor Technology, Inc.Direct-write wafer level chip scale package
US8203201 *26 Mar 201019 Jun 2012Stats Chippac Ltd.Integrated circuit packaging system with leads and method of manufacture thereof
US8217281 *8 Apr 200810 Jul 2012Nxp B.V.Package, method of manufacturing a package and frame
US82279217 Nov 201124 Jul 2012Amkor Technology, Inc.Semiconductor package with increased I/O density and method of making same
US82837679 Dec 20109 Oct 2012Amkor Technology, Inc.Dual laminate package structure with embedded elements
US829427627 May 201023 Oct 2012Amkor Technology, Inc.Semiconductor device and fabricating method thereof
US829886626 Jan 201230 Oct 2012Amkor Technology, Inc.Wafer level package and fabrication method
US829960226 Oct 201030 Oct 2012Amkor Technology, Inc.Semiconductor device including leadframe with increased I/O
US83048662 Jun 20116 Nov 2012Amkor Technology, Inc.Fusion quad flat semiconductor package
US831828719 Jan 201127 Nov 2012Amkor Technology, Inc.Integrated circuit package and method of making the same
US83193388 Jul 201027 Nov 2012Amkor Technology, Inc.Thin stacked interposer package
US83245116 Apr 20104 Dec 2012Amkor Technology, Inc.Through via nub reveal method and structure
US837775014 Dec 201019 Feb 2013Stats Chippac Ltd.Integrated circuit packaging system with multiple row leads and method of manufacture thereof
US83901306 Jan 20115 Mar 2013Amkor Technology, Inc.Through via recessed reveal structure and method
US841058510 Mar 20062 Apr 2013Amkor Technology, Inc.Leadframe and semiconductor package made using the leadframe
US843202315 Jun 201130 Apr 2013Amkor Technology, Inc.Increased I/O leadframe and semiconductor device including same
US84405542 Aug 201014 May 2013Amkor Technology, Inc.Through via connected backside embedded circuit features structure and method
US844111017 May 201114 May 2013Amkor Technology, Inc.Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package
US848676426 Sep 201216 Jul 2013Amkor Technology, Inc.Wafer level package and fabrication method
US84874208 Dec 200816 Jul 2013Amkor Technology, Inc.Package in package semiconductor device with film over wire
US84874455 Oct 201016 Jul 2013Amkor Technology, Inc.Semiconductor device having through electrodes protruding from dielectric layer
US850154316 May 20126 Aug 2013Amkor Technology, Inc.Direct-write wafer level chip scale package
US8502363 *28 Mar 20126 Aug 2013Advanced Semiconductor Engineering, Inc.Semiconductor device packages with solder joint enhancement element and related methods
US852452928 Jun 20113 Sep 2013Freescale Semiconductor, Inc.Brace for wire bond
US855254829 Nov 20118 Oct 2013Amkor Technology, Inc.Conductive pad on protruding through electrode semiconductor device
US855836527 Sep 201115 Oct 2013Amkor Technology, Inc.Package in package device for RF transceiver module
US85757426 Apr 20095 Nov 2013Amkor Technology, Inc.Semiconductor device with increased I/O leadframe including power bars
US8581396 *22 Sep 201112 Nov 2013Renesas Electronics CorporationSemiconductor device
US859296229 Aug 201126 Nov 2013Advanced Semiconductor Engineering, Inc.Semiconductor device packages with protective layer and related methods
US863797414 Jun 201228 Jan 2014Stats Chippac Ltd.Integrated circuit packaging system with tiebar-less design and method of manufacture thereof
US8648450 *27 Jan 201111 Feb 2014Amkor Technology, Inc.Semiconductor device including leadframe with a combination of leads and lands
US8669654 *3 Aug 201111 Mar 2014Stats Chippac Ltd.Integrated circuit packaging system with die paddle and method of manufacture thereof
US86744858 Dec 201018 Mar 2014Amkor Technology, Inc.Semiconductor device including leadframe with downsets
US867448715 Mar 201218 Mar 2014Advanced Semiconductor Engineering, Inc.Semiconductor packages with lead extensions and related methods
US86806565 Jan 200925 Mar 2014Amkor Technology, Inc.Leadframe structure for concentrated photovoltaic receiver package
US868066012 Mar 201325 Mar 2014Freescale Semiconductor, Inc.Brace for bond wire
US869163214 Jun 20138 Apr 2014Amkor Technology, Inc.Wafer level package and fabrication method
US869213416 Aug 20118 Apr 2014Freescale Semiconductor, Inc.Brace for long wire bond
US87106495 Sep 201329 Apr 2014Amkor Technology, Inc.Wafer level package and fabrication method
US87296823 May 201120 May 2014Amkor Technology, Inc.Conformal shield on punch QFN semiconductor package
US872971026 Apr 201120 May 2014Amkor Technology, Inc.Semiconductor package with patterning layer and method of making same
US87915013 Dec 201029 Jul 2014Amkor Technology, Inc.Integrated passive device structure and method
US87965615 Oct 20095 Aug 2014Amkor Technology, Inc.Fan out build up substrate stackable package and method
US882315212 Jul 20112 Sep 2014Amkor Technology, Inc.Semiconductor device with increased I/O leadframe
US885383629 Oct 20127 Oct 2014Amkor Technology, Inc.Integrated circuit package and method of making the same
US890099526 Jun 20132 Dec 2014Amkor Technology, Inc.Semiconductor device and manufacturing method thereof
US891204628 Oct 201116 Dec 2014Stats Chippac Ltd.Integrated circuit packaging system with lead frame and method of manufacture thereof
US89373813 Dec 200920 Jan 2015Amkor Technology, Inc.Thin stackable package and method
US895252229 Apr 201410 Feb 2015Amkor Technology, Inc.Wafer level package and fabrication method
US89575157 Nov 200717 Feb 2015Stats Chippac Ltd.Integrated circuit package system with array of external interconnects
US896330127 Dec 201324 Feb 2015Amkor Technology, Inc.Integrated circuit package and method of making the same
US89815724 Sep 201317 Mar 2015Amkor Technology, Inc.Conductive pad on protruding through electrode semiconductor device
US899415629 Jul 201331 Mar 2015Advanced Semiconductor Engineering, Inc.Semiconductor device packages with solder joint enhancement elements
US904829829 Mar 20122 Jun 2015Amkor Technology, Inc.Backside warpage control structure and fabrication method
US905411730 Dec 20149 Jun 2015Amkor Technology, Inc.Wafer level package and fabrication method
US905937929 Oct 201216 Jun 2015Advanced Semiconductor Engineering, Inc.Light-emitting semiconductor packages and related methods
US9082759 *27 Nov 201214 Jul 2015Infineon Technologies AgSemiconductor packages and methods of formation thereof
US908283331 Jan 201314 Jul 2015Amkor Technology, Inc.Through via recessed reveal structure and method
US912994329 Mar 20128 Sep 2015Amkor Technology, Inc.Embedded component package and fabrication method
US915967212 Apr 201313 Oct 2015Amkor Technology, Inc.Through via connected backside embedded circuit features structure and method
US91841182 May 201410 Nov 2015Amkor Technology Inc.Micro lead frame structure having reinforcing portions and method
US918414822 Oct 201410 Nov 2015Amkor Technology, Inc.Semiconductor package and method therefor
US91965043 Jul 201224 Nov 2015Utac Dongguan Ltd.Thermal leadless array package with die attach pad locking feature
US920277730 May 20081 Dec 2015Stats Chippac Ltd.Semiconductor package system with cut multiple lead pads
US92246768 Jan 201529 Dec 2015Amkor Technology, Inc.Integrated circuit package and method of making the same
US9275939 *13 Dec 20131 Mar 2016Amkor Technology, Inc.Semiconductor device including leadframe with a combination of leads and lands and method
US932461429 Oct 201226 Apr 2016Amkor Technology, Inc.Through via nub reveal method and structure
US936221010 Feb 20137 Jun 2016Amkor Technology, Inc.Leadframe and semiconductor package made using the leadframe
US94066459 Jun 20152 Aug 2016Amkor Technology, Inc.Wafer level package and fabrication method
US94313235 Feb 201530 Aug 2016Amkor Technology, Inc.Conductive pad on protruding through electrode
US9508631 *30 Dec 201529 Nov 2016Amkor Technology, Inc.Semiconductor device including leadframe with a combination of leads and lands and method
US95432355 Oct 201510 Jan 2017Amkor Technology, Inc.Semiconductor package and method therefor
US9631481 *14 Oct 201625 Apr 2017Amkor Technology, Inc.Semiconductor device including leadframe with a combination of leads and lands and method
US9632487 *28 Jul 201625 Apr 2017Lg Display Co., Ltd.Organic light emitting display device
US965365616 Mar 201216 May 2017Advanced Semiconductor Engineering, Inc.LED packages and related methods
US967312229 Aug 20156 Jun 2017Amkor Technology, Inc.Micro lead frame structure having reinforcing portions and method
US96917347 Dec 200927 Jun 2017Amkor Technology, Inc.Method of forming a plurality of electronic component packages
US9698027 *22 Mar 20164 Jul 2017Stmicroelectronics S.R.L.Method of fabricating integrated circuits having a recessed molding package and corresponding package
US97047256 Mar 201211 Jul 2017Amkor Technology, Inc.Semiconductor device with leadframe configured to facilitate reduced burr formation
US976809129 Feb 201219 Sep 2017Semiconductor Components Industries, LlcMethod of forming an electronic package and structure
US20020160552 *10 Jun 200231 Oct 2002Matsushita Electronics CorporationTerminal land frame and method for manufacturing the same
US20030092253 *12 Nov 200215 May 2003Tadashi YamaguchiMethod of manufacturing semiconductor device
US20030197290 *16 May 200323 Oct 2003Crowley Sean TimothyStackable semiconductor package and method for manufacturing same
US20040065905 *7 Oct 20038 Apr 2004Jong Sik PaekSemiconductor package and method for manufacturing the same
US20040080030 *5 Dec 200329 Apr 2004Fee Setho SingQuad flat no-lead (QFN) grid array package, method of making and memory module and computer system including same
US20040114426 *5 Dec 200317 Jun 2004Fee Setho SingQuad flat no-lead (QFN) grid array package, method of making and memory module and computer system including same
US20050003583 *23 Jun 20036 Jan 2005Power-One LimitedMicro lead frame package and method to manufacture the micro lead frame package
US20050026386 *31 Aug 20043 Feb 2005Micron Technology, Inc.Ultrathin leadframe BGA circuit package
US20050133824 *10 Jan 200523 Jun 2005Kazuhito HosokawaMethod for manufacturing Semiconductor device, adhesive sheet for use therein and semiconductor device
US20050139969 *22 Feb 200530 Jun 2005Lee Choon H.Semiconductor package with increased number of input and output pins
US20050285241 *30 Aug 200529 Dec 2005Fee Setho SQuad flat no-lead (QFN) grid array package, method of making and memory module and computer system including same
US20060008947 *12 Sep 200512 Jan 2006Tadashi YamaguchiSemiconductor device
US20060289973 *25 Aug 200628 Dec 2006Lee Hyung JLead frame for semiconductor package
US20070099344 *18 Dec 20063 May 2007Micron Technology, Inc.Ultrathin leadframe BGA circuit package
US20070105280 *8 Nov 200610 May 2007Freescale Semiconductor, Inc.Brace for wire loop
US20070114645 *9 Nov 200624 May 2007Stats Chippac Ltd.Integrated circuit package system configured for singulation
US20070200206 *28 Feb 200630 Aug 2007Wong Fei YMulti-row lead frame
US20070215990 *6 Mar 200720 Sep 2007Advanced Interconnect Technologies Limited, A Corporation Of The Country Of MauritiusMethod for making QFN package with power and ground rings
US20080224277 *20 Apr 200718 Sep 2008Chipmos Technologies (Bermuda) Ltd.Chip package and method of fabricating the same
US20090085177 *27 Sep 20072 Apr 2009Jairus Legaspi PisiganIntegrated circuit package system with leadframe array
US20090115040 *7 Nov 20077 May 2009Zigmund Ramirez CamachoIntegrated circuit package system with array of external interconnects
US20090166842 *6 Mar 20092 Jul 2009Hyung Ju LeeLeadframe for semiconductor package
US20090236704 *18 Mar 200824 Sep 2009Zigmund Ramirez CamachoIntegrated circuit package system with isolated leads
US20090280603 *20 Jul 200912 Nov 2009Chipmos Technologies (Bermuda) Ltd.Method of fabricating chip package
US20090294935 *30 May 20083 Dec 2009Lionel Chien Hui TaySemiconductor package system with cut multiple lead pads
US20100001383 *11 Sep 20097 Jan 2010National Semiconductor CorporationIntegrated circuit package with molded insulation
US20100051345 *8 Apr 20084 Mar 2010Nxp, B.V.Package, method of manufacturing a package and frame
US20100127380 *26 Nov 200827 May 2010Manolito GaleraLeadframe free leadless array semiconductor packages
US20100140773 *10 Dec 200810 Jun 2010Manolito Fabres GaleraStacked chip, micro-layered lead frame semiconductor package
US20110233753 *26 Mar 201029 Sep 2011Zigmund Ramirez CamachoIntegrated circuit packaging system with leads and method of manufacture thereof
US20110266661 *2 May 20113 Nov 2011Renesas Electronics CorporationLead frame and method for manufacturing semiconductor device using the same
US20120007224 *22 Sep 201112 Jan 2012Hitachi Hokkai Semiconductor Ltd.Semiconductor device
US20120032315 *3 Aug 20119 Feb 2012Byung Tai DoIntegrated circuit packaging system with die paddle and method of manufacture thereof
US20130009313 *28 Mar 201210 Jan 2013Po-Shing ChiangSemiconductor device packages with solder joint enhancement element and related methods
US20140145318 *27 Nov 201229 May 2014Infineon Technologies AgSemiconductor Packages and Methods of Formation Thereof
USRE4381817 Nov 201120 Nov 2012Infineon Technologies AgFabrication of an integrated circuit package
DE112006003664B4 *1 Feb 20068 Sep 2011Infineon Technologies AgHerstellung eines QFN-Gehäuses für eine integrierte Schaltung und damit hergestelltes QFN-Gehäuse und Verwendung eines Leiterrahmens dabei
Classifications
U.S. Classification257/666, 257/E23.055, 257/E23.124, 257/E23.043, 257/676
International ClassificationH01L23/495, H01L23/31
Cooperative ClassificationH01L2924/181, H01L2924/14, H01L2224/05599, H01L2224/85399, H01L2224/45099, H01L2924/00014, H01L24/48, H01L2224/48091, H01L23/49541, H01L23/49572, H01L2224/48465, H01L23/3107, H01L2224/48247, H01L2924/15747, H01L24/97
European ClassificationH01L23/495J, H01L23/31H, H01L23/495G
Legal Events
DateCodeEventDescription
18 Jan 2001ASAssignment
Owner name: NATIONAL SEMICONDUCTOR CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BAYAN, JAIME;SPALDING, PETER H.;REEL/FRAME:011478/0546
Effective date: 20010112
19 Aug 2005FPAYFee payment
Year of fee payment: 4
19 Aug 2009FPAYFee payment
Year of fee payment: 8
18 Mar 2013FPAYFee payment
Year of fee payment: 12