US6333209B1 - One step method for curing and joining BGA solder balls - Google Patents

One step method for curing and joining BGA solder balls Download PDF

Info

Publication number
US6333209B1
US6333209B1 US09/301,569 US30156999A US6333209B1 US 6333209 B1 US6333209 B1 US 6333209B1 US 30156999 A US30156999 A US 30156999A US 6333209 B1 US6333209 B1 US 6333209B1
Authority
US
United States
Prior art keywords
substrate
reflowing
chip
encapsulant
curing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US09/301,569
Inventor
Patrick A. Coico
James H. Covell
Lewis S. Goldmann
Kimberly A. Kelly
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US09/301,569 priority Critical patent/US6333209B1/en
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: COICO, PATRICK A., KELLY, KIMBERLY A., COVELL, JAMES H., GOLDMANN, LEWIS S.
Application granted granted Critical
Publication of US6333209B1 publication Critical patent/US6333209B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83102—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus using surface energy, e.g. capillary forces
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/1579—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Definitions

  • the present invention relates to an improved method for producing a chip carrier, which method realizes a savings in time and expense. More particularly, the invention reduces the number of processing steps required to produce a chip carrier (i.e. a batch of carriers) by causing the curing of the encapsulant and/or underfill material to occur simultaneously with the joining of material to the carrier substrate.
  • the semiconductor device field is highly competitive relative to improvements in chip and carrier performance and to costs associated with their production. Methods for producing such chip carriers which reduced cost are thus constantly sought.
  • Ball Grid Arrays have become, in recent years, one of the dominant surface mount technologies for electrically interconnecting electronic chip carriers to circuit boards.
  • BGA Ball Grid Arrays
  • an areal array of solder balls is attached to the underside of the chip carrier (or substrate) to allow subsequent high density, low impedance interconnection of the substrate to a circuit card.
  • a first class of BGA is that which is intended to be used with an organic substrate chip carrier.
  • Organic substrates are tolerant only of lower elevated temperature ranges.
  • the balls are made of a low melt solder such as eutectic lead-tin alloy. Eutectic balls are directly attached to the substrate metalization by reflow of the balls themselves in a reflow furnace.
  • the art commonly refers to such ball arrays as a Plastic Ball Grid Array (PBGA) package.
  • PBGA Plastic Ball Grid Array
  • the second prior art class of BGA is intended for use with a ceramic chip carrier (CBGA) package.
  • CBGA ceramic chip carrier
  • typically higher temperature melt balls are employed which then are secured to the substrate using a preform or paste.
  • the preform or paste is reflown in a reflow furnace similar to the PBGA balls.
  • the balls themselves do not melt.
  • cure times can be several hours long.
  • the curing is undertaken at relatively high temperature.
  • the processes currently used for preparing packages is expensive both from the standpoint of relatively slow production (time delay for curing) and the cost of providing elevated temperature for a long period of time relative to the number of products produced.
  • Hysol 4526 is one such composition and is commercially available from Dexter Electronics, Industry California.
  • the invention is a novel method for manufacturing an electronic chip carrier package.
  • this invention comprises building an electronic chip carrier by electronically attaching a chip to a substrate and underfilling an area between said chip and said substrate with an encapsulant material. Curing of said encapsulant and/or underfill material is undertaken simultaneously with the reflowing of a conductor material of a eutectic or other low melt material preferably having a melting point of less than 220° C. The reflowing operation functions to electrically connect electrical elements to said substrate.
  • FIG. 1 is a process flow of a prior art process illustrating both PBGA and CBGA constructions
  • FIG. 2 is a process flow of the invention also illustrating both PBGA and CBGA constructions
  • FIGS. 3A-3E are sequential schematic views of a PBGA chip carrier in various stages of construction
  • FIGS. 4A-4F are sequential schematic views illustrating one processing embodiment for a CBGA chip carrier.
  • FIGS. 5A-5B are sequential schematic views illustrating a second processing embodiment for a CBGA chip carrier.
  • the invention enhances profitability in the manufacture of chip carriers by reducing the cost of producing the same. Costs are reduced by reducing total processing time and therefore reducing the energy required and manpower or machine power required to complete the job.
  • the inventors of the present invention have developed a process by which a number of independent steps have been combined in a single operation in the invention. Furthermore, it should be understood that this invention is applicable to both underfill and/or encapsulant processes, and as such these terms may be used interchangeably to illustrate the inventive concept.
  • the invention avoids step E in the first process and rather combines the function of step E with a joining step in the second process. More specifically, the first process of FIG. 1 includes step E which has the function of curing the underfill material.
  • the curing step requires the application of elevated temperature to the composition in the range of about 150° C.
  • the chip is joined to the substrate material (A) and the unit is flux cleaned (B). Electrical testing (C) may then be conducted if desired prior to continuing assembly of the carrier. Underfill material is applied between the chip and the substrate (D) and it is then cured (E). After the curing step, the cap is attached (see step F). Preferably by employing a silicone elastomer to adhere the cap to the substrate and enclose the chip. The ball attach process is then begun.
  • the particular process used is dependent upon the type of substrate material i.e. organic (PBGA) or ceramic (CBGA). The processes themselves are discussed further hereunder.
  • steps GC- 2 and GP- 2 are easily recognizable to one of ordinary skill in the art.
  • the invention is further concerned with the steps labeled GC- 2 and GP- 2 .
  • steps GC- 2 and GP- 2 include simultaneous conductor material joining and underfill curing.
  • E the letter “E” in FIG. 2 has been moved in the process. Because E has been moved to coincide temporally with reflow of the joining material (i.e. made a part of GC- 2 &E or GP- 2 &E) a significant savings in time for completion of the construction of the chip carrier has been realized.
  • FIGS. 3A-3E Pictorially, the invention is illustrated in FIGS. 3A-3E, 4 A- 4 F and 5 A- 5 B.
  • a chip 12 is mounted on an organic substrate or chip carrier 14 by a plurality of solder balls 16 .
  • This image relates to letters A-C in FIGS. 1 and 2.
  • FIG. 3B indicates the location of the underfill material by arrow 18 and corresponds to letter D in FIGS. 1 and 2. Steps E and F of FIG. 1 are displaced.
  • FIG. 3C the device has been inverted and a solder material 20 is applied which will become the BGA upon reflow.
  • This relates to GP- 1 in FIGS. 1 and 2.
  • FIG. 3D illustrates the conductive material balls reflowed to become the PBGA 22 and corresponds to letters GP- 2 wherein it will also be understood that the underfill material 18 is cured.
  • the step of E of the first process is combined with the step GP- 2 in the second process.
  • FIG. 3E illustrates the completed carrier with the cap 24 having been attached in a conventional way.
  • FIGS. 4A-4F a CBGA package is pictorially illustrated and related to the process of FIG. 2 .
  • Ceramic substrate 15 is distinct from the organic substrate 14 and thus is assigned a different numeral.
  • Chip 12 and balls 16 however are identical to the previous F embodiment and the figure relates to letters A-C.
  • FIG. 4B illustrates the underfill location by arrow 18 and relates to letter D in the process flow of FIGS. 1 and 2. As in the FIG. 3 series, the FIG. 4 series now departs from the process flow of FIG. 1 and follows only FIG. 2 .
  • FIG. 4C shows the application of a preform or paste 30 to substrate 15 which corresponds to GC- 1 .
  • FIG. 4D illustrates the condition of the preform 30 after reflow during which the underfill is cured. This corresponds to steps GC- 2 and GC- 3 .
  • FIG. 4E places the high melt balls 36 of the CBGA, joins the balls and cleans corresponding to GC- 4 -GC- 6 .
  • FIG. 4F is an illustration of the cap 38 attachment of step F in FIG. 2 .
  • Caps are generally attached with a silicone elastomer such as Dow Corning's SylgardTM577.
  • the material cures at a range of temperature related to the speed of cure. The cure temperature favored for the present invention is about 150° C.
  • the silicone elastomer material is placed, as will be recognized by one of ordinary skill in the art, either on the substrate or on the cap. Pressure is then applied to join the substrate to the cap.
  • the cap 38 is attached after the encapsulant/underfill cure. This procedure is preferred where the particular fill material is subject to off-gassing during curing. If the cap were placed first, the gasses would be trapped and could damage the product. Where off-gassing during curing is not an issue however, the process of FIGS. 5A and 5B may be preferred.
  • FIGS. 5A and 5B illustrate the process where the cap 38 is attached to the substrate prior to the BGA attachment. This sequence of events leads to a well protected chip during the fixturing commonly used for the high melt ball ( 36 ) attachment. It will be appreciated by one of skill in the art that silicone chips are extremely fragile and can be damaged in the fixturing process when not protected. Thus where the encapsulant/underfill material does not detrimentally off-gas during curing, this embodiment may be preferred.

Abstract

A one step method for curing encapsulant and joining Ball Grid Array (BGA) solder balls comprises curing an encapsulant material simultaneously with the joining of the eutectic material of the apparatus whether that eutectic material is a solder paste or preform, the balls being of a higher melt material or the balls themselves being an eutectic material. The method performs both functions in one pass through a furnace avoiding the separate and time consuming encapsulant and/or underfill curing step.

Description

FIELD OF THE INVENTION
The present invention relates to an improved method for producing a chip carrier, which method realizes a savings in time and expense. More particularly, the invention reduces the number of processing steps required to produce a chip carrier (i.e. a batch of carriers) by causing the curing of the encapsulant and/or underfill material to occur simultaneously with the joining of material to the carrier substrate.
BACKGROUND OF THE INVENTION
The semiconductor device field is highly competitive relative to improvements in chip and carrier performance and to costs associated with their production. Methods for producing such chip carriers which reduced cost are thus constantly sought.
Ball Grid Arrays (BGA's) have become, in recent years, one of the dominant surface mount technologies for electrically interconnecting electronic chip carriers to circuit boards. In a BGA, an areal array of solder balls is attached to the underside of the chip carrier (or substrate) to allow subsequent high density, low impedance interconnection of the substrate to a circuit card.
Although there are several distinct classes of BGA interconnection configurations, two of the prior art classes are directly relevant to the invention. Thus, these two are discussed herein.
A first class of BGA is that which is intended to be used with an organic substrate chip carrier. Organic substrates are tolerant only of lower elevated temperature ranges. Typically with organic substrates the balls are made of a low melt solder such as eutectic lead-tin alloy. Eutectic balls are directly attached to the substrate metalization by reflow of the balls themselves in a reflow furnace. The art commonly refers to such ball arrays as a Plastic Ball Grid Array (PBGA) package.
The second prior art class of BGA is intended for use with a ceramic chip carrier (CBGA) package. In ceramic substrate packages, typically higher temperature melt balls are employed which then are secured to the substrate using a preform or paste. The preform or paste is reflown in a reflow furnace similar to the PBGA balls. In the CBGA package however, the balls themselves do not melt.
In both of these BGA packages an issue that must be considered by the manufacturer and satisfactorily remedied is the attachment of the chip to the carrier or substrate. The reason the attachment is an issue is that there is a thermal mismatch resulting in strain between the chip and the substrate. As one of skill in the art will appreciate, thermal cycling is a repeated process during the life of the product and if unchecked can shorten the life thereof. To help increase the service life of these products, an underfill or encapsulation material has been introduced under the chip around the surrounding joints. The underfill material preferably has properties tailored to absorb strain. Typical materials employed for this purpose are epoxies filled with silica. These types of compositions, while being quite effective for their intended purpose, take significant amounts of time to cure. In fact, cure times can be several hours long. In addition, the curing is undertaken at relatively high temperature. Thus, the processes currently used for preparing packages is expensive both from the standpoint of relatively slow production (time delay for curing) and the cost of providing elevated temperature for a long period of time relative to the number of products produced.
More recently, advances in epoxy resins have developed encapsulation/underfill material with cure rates that are much less time consuming than the earlier encapsulation/underfill materials. Such epoxies cure at temperatures of between about 150° C. to about 230° C. in between about 15 to about 30 minutes. Hysol 4526 is one such composition and is commercially available from Dexter Electronics, Industry California.
Even with faster curing epoxies such as the one identified, time is still lost due to a delay for curing in present processing and the art is in need of a less time consuming processing arrangement.
PURPOSES AND SUMMARY OF THE INVENTION
The invention is a novel method for manufacturing an electronic chip carrier package.
Accordingly it is a purpose of the invention to build a reliable chip carrier.
It is another purpose of the invention to reduce processing time while maintaining quality of the chip carrier package.
Therefore, in one aspect, this invention comprises building an electronic chip carrier by electronically attaching a chip to a substrate and underfilling an area between said chip and said substrate with an encapsulant material. Curing of said encapsulant and/or underfill material is undertaken simultaneously with the reflowing of a conductor material of a eutectic or other low melt material preferably having a melting point of less than 220° C. The reflowing operation functions to electrically connect electrical elements to said substrate. By combining steps and employing fast curing silicon filled epoxies this invention greatly benefits the art.
BRIEF DESCRIPTION OF THE DRAWINGS
The features of the invention believed to be novel and the elements characteristic of the invention are set forth with particularity in the appended claims. The drawings are for illustration purposes only and are not drawn to scale. Furthermore, like numbers represent like features in the drawings. The invention itself, however, both as to organization and method of operation, may best be understood by reference to the detailed description which follows taken in conjunction with the accompanying drawings in which:
FIG. 1 is a process flow of a prior art process illustrating both PBGA and CBGA constructions;
FIG. 2 is a process flow of the invention also illustrating both PBGA and CBGA constructions;
FIGS. 3A-3E are sequential schematic views of a PBGA chip carrier in various stages of construction;
FIGS. 4A-4F are sequential schematic views illustrating one processing embodiment for a CBGA chip carrier; and
FIGS. 5A-5B are sequential schematic views illustrating a second processing embodiment for a CBGA chip carrier.
DETAILED DESCRIPTION OF THE INVENTION
The invention enhances profitability in the manufacture of chip carriers by reducing the cost of producing the same. Costs are reduced by reducing total processing time and therefore reducing the energy required and manpower or machine power required to complete the job.
The inventors of the present invention have developed a process by which a number of independent steps have been combined in a single operation in the invention. Furthermore, it should be understood that this invention is applicable to both underfill and/or encapsulant processes, and as such these terms may be used interchangeably to illustrate the inventive concept. Referring to FIGS. 1 and 2 simultaneously, one of skill in the art will appreciate that the invention avoids step E in the first process and rather combines the function of step E with a joining step in the second process. More specifically, the first process of FIG. 1 includes step E which has the function of curing the underfill material. As has been noted hereinbefore and as is appreciated by one of skill in the art, the curing step requires the application of elevated temperature to the composition in the range of about 150° C. to about 230° C. for an extended period of time. With older silica filled epoxy materials the period of time would generally extend for hours. With newer underfill materials the period has been shortened to less than an hour but still requires some time to cure during which time no other processes are undertaken and a “bottle neck” is created. In the first process, the chip is joined to the substrate material (A) and the unit is flux cleaned (B). Electrical testing (C) may then be conducted if desired prior to continuing assembly of the carrier. Underfill material is applied between the chip and the substrate (D) and it is then cured (E). After the curing step, the cap is attached (see step F). Preferably by employing a silicone elastomer to adhere the cap to the substrate and enclose the chip. The ball attach process is then begun. The particular process used is dependent upon the type of substrate material i.e. organic (PBGA) or ceramic (CBGA). The processes themselves are discussed further hereunder.
In FIG. 1 (and in FIG. 2 for clarity) the process steps are alphanumerically tagged with the first letter “G” corresponding to the ball attach step (G) and the second letter “C” or “P” indicating ceramic or plastic BGA types. The numbers, of course, are merely to distinguish the individual steps.
The individual steps of Ball Attach are easily recognizable to one of ordinary skill in the art. The invention is further concerned with the steps labeled GC-2 and GP-2. In the first process (FIG. 1) these steps are solely for solder join whether that be a reflowing of the Balls themselves (PBGA and organic substrate) or a reflowing of a solder preform or paste with high melt balls (CBGA and ceramic substrate). In the invention on the other hand, steps GC-2 and GP-2 include simultaneous conductor material joining and underfill curing. The reader will also note that the letter “E” in FIG. 2 has been moved in the process. Because E has been moved to coincide temporally with reflow of the joining material (i.e. made a part of GC-2&E or GP-2&E) a significant savings in time for completion of the construction of the chip carrier has been realized.
Pictorially, the invention is illustrated in FIGS. 3A-3E, 4A-4F and 5A-5B. Referring to FIGS. 3A-3E (a PBGA carrier) first a chip 12 is mounted on an organic substrate or chip carrier 14 by a plurality of solder balls 16. This image relates to letters A-C in FIGS. 1 and 2.
FIG. 3B indicates the location of the underfill material by arrow 18 and corresponds to letter D in FIGS. 1 and 2. Steps E and F of FIG. 1 are displaced.
In FIG. 3C the device has been inverted and a solder material 20 is applied which will become the BGA upon reflow. This relates to GP-1 in FIGS. 1 and 2. FIG. 3D illustrates the conductive material balls reflowed to become the PBGA 22 and corresponds to letters GP-2 wherein it will also be understood that the underfill material 18 is cured. Thus, the step of E of the first process is combined with the step GP-2 in the second process.
FIG. 3E illustrates the completed carrier with the cap 24 having been attached in a conventional way.
Referring now to FIGS. 4A-4F a CBGA package is pictorially illustrated and related to the process of FIG. 2. Ceramic substrate 15 is distinct from the organic substrate 14 and thus is assigned a different numeral. Chip 12 and balls 16 however are identical to the previous F embodiment and the figure relates to letters A-C.
FIG. 4B illustrates the underfill location by arrow 18 and relates to letter D in the process flow of FIGS. 1 and 2. As in the FIG. 3 series, the FIG. 4 series now departs from the process flow of FIG. 1 and follows only FIG. 2.
FIG. 4C shows the application of a preform or paste 30 to substrate 15 which corresponds to GC-1.
FIG. 4D illustrates the condition of the preform 30 after reflow during which the underfill is cured. This corresponds to steps GC-2 and GC-3.
FIG. 4E places the high melt balls 36 of the CBGA, joins the balls and cleans corresponding to GC-4-GC-6.
FIG. 4F is an illustration of the cap 38 attachment of step F in FIG. 2. Caps are generally attached with a silicone elastomer such as Dow Corning's Sylgard™577. The material cures at a range of temperature related to the speed of cure. The cure temperature favored for the present invention is about 150° C. The silicone elastomer material is placed, as will be recognized by one of ordinary skill in the art, either on the substrate or on the cap. Pressure is then applied to join the substrate to the cap. In the FIG. 4 embodiment, the cap 38 is attached after the encapsulant/underfill cure. This procedure is preferred where the particular fill material is subject to off-gassing during curing. If the cap were placed first, the gasses would be trapped and could damage the product. Where off-gassing during curing is not an issue however, the process of FIGS. 5A and 5B may be preferred.
Referring to FIGS. 5A and 5B, it should be noted that the initial process of the embodiment is the same as already identified in FIGS. 4A-4D and therefore it will not be separately discussed. FIGS. 5A and 5B illustrate the process where the cap 38 is attached to the substrate prior to the BGA attachment. This sequence of events leads to a well protected chip during the fixturing commonly used for the high melt ball (36) attachment. It will be appreciated by one of skill in the art that silicone chips are extremely fragile and can be damaged in the fixturing process when not protected. Thus where the encapsulant/underfill material does not detrimentally off-gas during curing, this embodiment may be preferred.
While preferred embodiments have been shown and described, various modifications and substitutions may be made thereto without departing from the spirit and scope of the invention. Accordingly, it is to be understood that the present invention has been described by way of illustration and not limitation.

Claims (14)

What is claimed is:
1. A method for building an electronic chip carrier comprising the steps of:
electronically attaching at least one chip to a first side of a substrate with at least one first conductive material;
filling an area between said chip and said first side of the substrate with at least one encapsulant underfill material;
depositing at least one second conductor material on an underside of said substrate; and
heating at a temperature to effect curing said underfill material between said chip and said first side of said substrate simultaneously with said at least one second conductor material on the underside of said substrate, but at a temperature below the reflowing temperature of said at least one first conductive material.
2. The method as in claim 1 wherein said at least one conductor material is in the form of a ball grid array and said reflowing is a reflowing of the ball grid array to attach said array to said substrate.
3. The method as in claim 1 wherein said at least one conductor material is in the form of one of a preform and a paste and said reflowing is a reflowing of said one of said preform and said paste to attach a ball grid array to said substrate, wherein said ball grid array melts at a temperature higher than the temperature to effect said reflowing.
4. The method as in claim 1 wherein said curing and said reflowing comprises:
heating said at least one encapsulant underfill material and said at least one conductor material to a temperature in the range of between about 150° C. to about 230° C. for a period of time to cure said at least one encapsulant underfill material and reflow said at least one conductor material.
5. The method as in claim 4 wherein said period of time is between about 15 minutes to about 30 minutes.
6. A method for building an electronic chip carrier comprising the steps of:
electrically attaching at least one chip to a first side of a substrate with at least one first conductive material to provide a first subassembly;
filling a space between said chip and said first side of the substrate with at least one encapsulant underfill material;
electrically attaching a plurality of conductive balls to an underside of said substrate while simultaneously curing said at least one encapsulant underfill material to provide a second subassembly by heating at a temperature sufficient to effect curing said underfill material and reflowing of the conductive balls but at a temperature below the reflowing temperature of the at least one first conductive material; and
attaching a cap to said second subassembly over said at least one chip.
7. The method as in claim 6 wherein said filling comprises applying at least one epoxy encapsulant material between said at least one chip and said substrate.
8. The method as in claim 6 wherein said electrically attaching comprises reflowing a conductive material.
9. The method as in claim 6 wherein said method further comprises at least one heating cycle.
10. The method as in claim 9 wherein said at least one heating cycle electrically attaches electrical elements and cures said at least one encapsulant underfill material.
11. The method as in claim 10 wherein said at least one heating cycle is in the range of between about 15 minutes to about 30 minutes.
12. The method as in claim 10 wherein said at least one heating cycle comprises heating said first subassembly and said second subassembly to in the range of between about 150° C. to about 230° C.
13. The method as in claim 10 wherein said at least one heating cycle is a plurality of heating cycles.
14. The method as in claim 6 wherein said attaching a plurality of conductive balls includes placing said plurality of conductive balls on the underside of a ceramic substrate.
US09/301,569 1999-04-29 1999-04-29 One step method for curing and joining BGA solder balls Expired - Fee Related US6333209B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/301,569 US6333209B1 (en) 1999-04-29 1999-04-29 One step method for curing and joining BGA solder balls

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/301,569 US6333209B1 (en) 1999-04-29 1999-04-29 One step method for curing and joining BGA solder balls

Publications (1)

Publication Number Publication Date
US6333209B1 true US6333209B1 (en) 2001-12-25

Family

ID=23163954

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/301,569 Expired - Fee Related US6333209B1 (en) 1999-04-29 1999-04-29 One step method for curing and joining BGA solder balls

Country Status (1)

Country Link
US (1) US6333209B1 (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020146861A1 (en) * 2001-03-28 2002-10-10 International Rectifier Corp. Wafer level insulation underfill for die attach
US20040043675A1 (en) * 2002-08-29 2004-03-04 Micron Technology, Inc. Multi-component integrated circuit contacts
US20050070044A1 (en) * 2003-09-30 2005-03-31 Intel Corporation Modified chip attach process and apparatus
DE102004055511B3 (en) * 2004-11-17 2006-02-09 Danfoss Silicon Power Gmbh Production process for a power semiconductor module forms solder layer between two partner layers then three hard fixing bridges and melts solder to give exact thickness
US20090068770A1 (en) * 2007-09-10 2009-03-12 International Business Machines Corporation Tactile surface inspection during device fabrication or assembly
US20150118795A1 (en) * 2012-09-26 2015-04-30 Apple Inc. PoP STRUCTURE WITH ELECTRICALLY INSULATING MATERIAL BETWEEN PACKAGES
US9601451B2 (en) 2015-08-11 2017-03-21 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Apparatus and methods for creating environmentally protective coating for integrated circuit assemblies

Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3307134A (en) 1959-12-14 1967-02-28 Corning Glass Works Encapsulated impedance element
US3810068A (en) 1973-05-07 1974-05-07 Corning Glass Works Impedance element with magnesium reaction terminal contact and method
US4189083A (en) 1978-06-15 1980-02-19 Motorola, Inc. Low temperature and low cost assembly process for nonlinear resistors
JPS63293965A (en) * 1987-05-27 1988-11-30 Hitachi Ltd Semiconductor device and manufacture thereof
JPH01201931A (en) * 1988-02-05 1989-08-14 Semiconductor Energy Lab Co Ltd Mounting of semiconductor chip
JPH022151A (en) * 1988-06-15 1990-01-08 Hitachi Ltd Package structure
US5471027A (en) 1994-07-22 1995-11-28 International Business Machines Corporation Method for forming chip carrier with a single protective encapsulant
US5496769A (en) 1993-04-30 1996-03-05 Commissariat A L'energie Atomique Process for coating electronic components hybridized by bumps on a substrate
US5496775A (en) 1992-07-15 1996-03-05 Micron Semiconductor, Inc. Semiconductor device having ball-bonded pads
US5533256A (en) 1994-07-22 1996-07-09 International Business Machines Corporation Method for directly joining a chip to a heat sink
US5634268A (en) 1995-06-07 1997-06-03 International Business Machines Corporation Method for making direct chip attach circuit card
US5729896A (en) 1996-10-31 1998-03-24 International Business Machines Corporation Method for attaching a flip chip on flexible circuit carrier using chip with metallic cap on solder
WO1998048449A2 (en) * 1997-04-21 1998-10-29 Flip Chip Technologies, L.L.C. Flip chip and chip scale package
WO1999004430A1 (en) * 1997-07-21 1999-01-28 Aguila Technologies, Inc. Semiconductor flip-chip package and method for the fabrication thereof
US5930598A (en) * 1996-05-01 1999-07-27 Motorola, Inc. Microelectronic assembly including a decomposable encapsulant, and method for forming and reworking same
JPH11204573A (en) * 1998-01-16 1999-07-30 Hitachi Ltd Manufacture of semiconductor device and the semiconductor device
US5969461A (en) * 1998-04-08 1999-10-19 Cts Corporation Surface acoustic wave device package and method
US5985043A (en) * 1997-07-21 1999-11-16 Miguel Albert Capote Polymerizable fluxing agents and fluxing adhesive compositions therefrom
US5985456A (en) * 1997-07-21 1999-11-16 Miguel Albert Capote Carboxyl-containing polyunsaturated fluxing adhesive for attaching integrated circuits
US5998242A (en) * 1997-10-27 1999-12-07 Lsi Logic Corporation Vacuum assisted underfill process and apparatus for semiconductor package fabrication
US6008536A (en) * 1997-06-23 1999-12-28 Lsi Logic Corporation Grid array device package including advanced heat transfer mechanisms
US6059894A (en) * 1998-04-08 2000-05-09 Hewlett-Packard Company High temperature flip chip joining flux that obviates the cleaning process
US6117759A (en) * 1997-01-03 2000-09-12 Motorola Inc. Method for multiplexed joining of solder bumps to various substrates during assembly of an integrated circuit package

Patent Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3307134A (en) 1959-12-14 1967-02-28 Corning Glass Works Encapsulated impedance element
US3810068A (en) 1973-05-07 1974-05-07 Corning Glass Works Impedance element with magnesium reaction terminal contact and method
US4189083A (en) 1978-06-15 1980-02-19 Motorola, Inc. Low temperature and low cost assembly process for nonlinear resistors
JPS63293965A (en) * 1987-05-27 1988-11-30 Hitachi Ltd Semiconductor device and manufacture thereof
JPH01201931A (en) * 1988-02-05 1989-08-14 Semiconductor Energy Lab Co Ltd Mounting of semiconductor chip
JPH022151A (en) * 1988-06-15 1990-01-08 Hitachi Ltd Package structure
US5496775A (en) 1992-07-15 1996-03-05 Micron Semiconductor, Inc. Semiconductor device having ball-bonded pads
US5496769A (en) 1993-04-30 1996-03-05 Commissariat A L'energie Atomique Process for coating electronic components hybridized by bumps on a substrate
US5471027A (en) 1994-07-22 1995-11-28 International Business Machines Corporation Method for forming chip carrier with a single protective encapsulant
US5533256A (en) 1994-07-22 1996-07-09 International Business Machines Corporation Method for directly joining a chip to a heat sink
US5634268A (en) 1995-06-07 1997-06-03 International Business Machines Corporation Method for making direct chip attach circuit card
US5930598A (en) * 1996-05-01 1999-07-27 Motorola, Inc. Microelectronic assembly including a decomposable encapsulant, and method for forming and reworking same
US5729896A (en) 1996-10-31 1998-03-24 International Business Machines Corporation Method for attaching a flip chip on flexible circuit carrier using chip with metallic cap on solder
US6117759A (en) * 1997-01-03 2000-09-12 Motorola Inc. Method for multiplexed joining of solder bumps to various substrates during assembly of an integrated circuit package
WO1998048449A2 (en) * 1997-04-21 1998-10-29 Flip Chip Technologies, L.L.C. Flip chip and chip scale package
US6008536A (en) * 1997-06-23 1999-12-28 Lsi Logic Corporation Grid array device package including advanced heat transfer mechanisms
WO1999004430A1 (en) * 1997-07-21 1999-01-28 Aguila Technologies, Inc. Semiconductor flip-chip package and method for the fabrication thereof
US5985043A (en) * 1997-07-21 1999-11-16 Miguel Albert Capote Polymerizable fluxing agents and fluxing adhesive compositions therefrom
US5985456A (en) * 1997-07-21 1999-11-16 Miguel Albert Capote Carboxyl-containing polyunsaturated fluxing adhesive for attaching integrated circuits
US5998242A (en) * 1997-10-27 1999-12-07 Lsi Logic Corporation Vacuum assisted underfill process and apparatus for semiconductor package fabrication
JPH11204573A (en) * 1998-01-16 1999-07-30 Hitachi Ltd Manufacture of semiconductor device and the semiconductor device
US5969461A (en) * 1998-04-08 1999-10-19 Cts Corporation Surface acoustic wave device package and method
US6059894A (en) * 1998-04-08 2000-05-09 Hewlett-Packard Company High temperature flip chip joining flux that obviates the cleaning process

Cited By (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6573122B2 (en) * 2001-03-28 2003-06-03 International Rectifier Corporation Wafer level insulation underfill for die attach
US20020146861A1 (en) * 2001-03-28 2002-10-10 International Rectifier Corp. Wafer level insulation underfill for die attach
US7446028B2 (en) 2002-08-29 2008-11-04 Micron Technology, Inc. Multi-component integrated circuit contacts
US20040043675A1 (en) * 2002-08-29 2004-03-04 Micron Technology, Inc. Multi-component integrated circuit contacts
US9337162B2 (en) 2002-08-29 2016-05-10 Micron Technology, Inc. Multi-component integrated circuit contacts
US8268715B2 (en) 2002-08-29 2012-09-18 Micron Technology, Inc. Multi-component integrated circuit contacts
US20060001141A1 (en) * 2002-08-29 2006-01-05 Micron Technology, Inc. Multi-component integrated circuit contacts
US20100203721A1 (en) * 2002-08-29 2010-08-12 Hiatt William M Multi-component integrated circuit contacts
US7115998B2 (en) 2002-08-29 2006-10-03 Micron Technology, Inc. Multi-component integrated circuit contacts
US20070018321A1 (en) * 2002-08-29 2007-01-25 Micron Technology, Inc. Multi-component integrated circuit contacts
US7719120B2 (en) 2002-08-29 2010-05-18 Micron Technology, Inc. Multi-component integrated circuit contacts
US20060003496A1 (en) * 2003-09-30 2006-01-05 Intel Corporation Modified chip attach process and apparatus
US7901982B2 (en) 2003-09-30 2011-03-08 Intel Corporation Modified chip attach process
US20050070044A1 (en) * 2003-09-30 2005-03-31 Intel Corporation Modified chip attach process and apparatus
US7579213B2 (en) * 2003-09-30 2009-08-25 Intel Corporation Modified chip attach process
US20090275175A1 (en) * 2003-09-30 2009-11-05 Sane Sandeep B Modified chip attach process
US7304391B2 (en) 2003-09-30 2007-12-04 Intel Corporation Modified chip attach process and apparatus
US8324737B2 (en) 2003-09-30 2012-12-04 Intel Corporation Modified chip attach process
US20080057628A1 (en) * 2003-09-30 2008-03-06 Intel Corporation Modified chip attach process
US20110156254A1 (en) * 2003-09-30 2011-06-30 Sane Sandeep B Modified chip attach process
US6919224B2 (en) * 2003-09-30 2005-07-19 Intel Corporation Modified chip attach process and apparatus
DE102004055511B3 (en) * 2004-11-17 2006-02-09 Danfoss Silicon Power Gmbh Production process for a power semiconductor module forms solder layer between two partner layers then three hard fixing bridges and melts solder to give exact thickness
US7989229B2 (en) 2007-09-10 2011-08-02 International Business Machines Corporation Tactile surface inspection during device fabrication or assembly
US20090068770A1 (en) * 2007-09-10 2009-03-12 International Business Machines Corporation Tactile surface inspection during device fabrication or assembly
US20150118795A1 (en) * 2012-09-26 2015-04-30 Apple Inc. PoP STRUCTURE WITH ELECTRICALLY INSULATING MATERIAL BETWEEN PACKAGES
US9263426B2 (en) * 2012-09-26 2016-02-16 Apple Inc. PoP structure with electrically insulating material between packages
US9601451B2 (en) 2015-08-11 2017-03-21 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Apparatus and methods for creating environmentally protective coating for integrated circuit assemblies

Similar Documents

Publication Publication Date Title
US7179689B2 (en) Package stress management
US7247934B2 (en) Multi-chip semiconductor package
US6214642B1 (en) Area array stud bump flip chip device and assembly process
US6046077A (en) Semiconductor device assembly method and semiconductor device produced by the method
KR100294958B1 (en) Mounting structure for one or more semiconductor devices
US6987058B2 (en) Methods for underfilling and encapsulating semiconductor device assemblies with a single dielectric material
US20020142518A1 (en) Chip scale package and manufacturing method
US20070235217A1 (en) Devices with microjetted polymer standoffs
US20070184583A1 (en) Method for fabricating semiconductor package
US20040241907A1 (en) Method of manufacturing a semiconductor device
JP2002252303A (en) Flip-chip semiconductor device for molded chip-scale package, and assembling method therefor
JPH09205163A (en) Semiconductor packaging structure and formation of semiconductor package
US20070178627A1 (en) Flip-chip semiconductor device and method for fabricating the same
US6310403B1 (en) Method of manufacturing components and component thereof
US20210202337A1 (en) Semiconductor device
US7663254B2 (en) Semiconductor apparatus and method of manufacturing the same
US7923825B2 (en) Integrated circuit package
JP2003347352A (en) Method for bonding ic chip by non-conductive adhesive to substrate and assembly formed by the method
US6333209B1 (en) One step method for curing and joining BGA solder balls
US7612450B2 (en) Semiconductor package including dummy board and method of fabricating the same
US20070090533A1 (en) Closed loop thermally enhanced flip chip BGA
KR100674501B1 (en) Method for attaching semiconductor chip using flip chip bonding technic
US6710434B1 (en) Window-type semiconductor package and fabrication method thereof
KR970013144A (en) Semiconductor device and manufacturing method thereof
US20080290509A1 (en) Chip Scale Package and Method of Assembling the Same

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:COICO, PATRICK A.;COVELL, JAMES H.;GOLDMANN, LEWIS S.;AND OTHERS;REEL/FRAME:009926/0792;SIGNING DATES FROM 19990427 TO 19990429

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20091225