US6251772B1 - Dielectric adhesion enhancement in damascene process for semiconductors - Google Patents

Dielectric adhesion enhancement in damascene process for semiconductors Download PDF

Info

Publication number
US6251772B1
US6251772B1 US09/301,887 US30188799A US6251772B1 US 6251772 B1 US6251772 B1 US 6251772B1 US 30188799 A US30188799 A US 30188799A US 6251772 B1 US6251772 B1 US 6251772B1
Authority
US
United States
Prior art keywords
dielectric layer
forming
opening
layer
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09/301,887
Inventor
Dirk Brown
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Priority to US09/301,887 priority Critical patent/US6251772B1/en
Assigned to ADVANCED MICRO DEVICES, INC. reassignment ADVANCED MICRO DEVICES, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BROWN, DIRK
Application granted granted Critical
Publication of US6251772B1 publication Critical patent/US6251772B1/en
Assigned to GLOBALFOUNDRIES INC. reassignment GLOBALFOUNDRIES INC. AFFIRMATION OF PATENT ASSIGNMENT Assignors: ADVANCED MICRO DEVICES, INC.
Assigned to WILMINGTON TRUST, NATIONAL ASSOCIATION reassignment WILMINGTON TRUST, NATIONAL ASSOCIATION SECURITY AGREEMENT Assignors: GLOBALFOUNDRIES INC.
Anticipated expiration legal-status Critical
Assigned to GLOBALFOUNDRIES INC. reassignment GLOBALFOUNDRIES INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WILMINGTON TRUST, NATIONAL ASSOCIATION
Assigned to GLOBALFOUNDRIES U.S. INC. reassignment GLOBALFOUNDRIES U.S. INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WILMINGTON TRUST, NATIONAL ASSOCIATION
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
    • H01L21/76826—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. by contacting the layer with gases, liquids or plasmas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
    • H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02362—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment formation of intermediate layers, e.g. capping layers or diffusion barriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/31051—Planarisation of the insulating layers
    • H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H01L21/31111—Etching inorganic layers by chemical means
    • H01L21/31116—Etching inorganic layers by chemical means by dry-etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314—Inorganic layers
    • H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/31604—Deposition from a gas or vapour
    • H01L21/31608—Deposition of SiO2
    • H01L21/31612—Deposition of SiO2 on a silicon body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314—Inorganic layers
    • H01L21/318—Inorganic layers composed of nitrides
    • H01L21/3185—Inorganic layers composed of nitrides of siliconnitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.

Definitions

  • the present invention relates generally to semiconductors and more specifically to a manufacturing method for dual damascene semiconductors.
  • connection process is generally called “metalization” and is performed using a number of different photolithographic and deposition techniques.
  • Some conductive materials such as copper, require preparatory steps before deposition.
  • An optional adhesion material such as tantalum or titanium, is deposited followed by a barrier material, such as tantalum nitride or titanium nitride.
  • the combination of the adhesion and barrier material is collectively referred to as “barrier layer” herein.
  • the barrier layer is used to prevent failure causing diffusion of the conductive material of the channels into the dielectric layer and the semiconductor devices.
  • a seed layer is then deposited on the barrier layer to form a conductive material base, or “seed”, for subsequent electro-deposition of the conductive material.
  • the conductive material is “damascened” into the first channel dielectric layer to form the first conductive channels.
  • This chemical-mechanical polishing process attempts to leave the first channel dielectric layer and the conductive material in the channel as smooth and as planar as possible for subsequent operations. This requires the use of a very fine abrasive in the process.
  • the “dual damascene” technique is used in which the channels and vias are formed at the same time.
  • the via formation step of the dual damascene technique starts with the deposition of a thin dielectric etch stop layer, such as a silicon nitride, over the first channels and the first channel dielectric layer. Subsequently, a via dielectric layer is deposited on the etch stop layer. This is followed by deposition of a thin via dielectric etch stop layer, generally another nitride layer. Then a via step photoresist is used in a photolithographic process to designate round via areas over the first channels.
  • a thin dielectric etch stop layer such as a silicon nitride
  • a stop layer etch is then used to etch out the round via areas in the via nitride.
  • the via step photoresist is then removed, or stripped.
  • a second channel dielectric layer is then deposited over the via dielectric stop layer and the exposed via dielectric layer.
  • a second damascene step photoresist is placed over the second channel dielectric layer and is photolithographically processed to form the pattern of the second channels.
  • An anisotropic etch is then used to etch the second channel dielectric layer and the via dielectric layer to form the second channel openings and the via areas down to the thin etch stop layer above the first channels.
  • the damascene photoresist is then removed, and a stop layer etch process removes the via etch stop layer above the first channels in the via areas.
  • damascene techniques eliminates metal etch and dielectric gap fill steps typically used in the metalization process.
  • metal etch steps is important as the semiconductor industry moves from aluminum to other metalization materials, such as copper, which are very difficult to etch.
  • the present invention provides a method for improving chemical-mechanical bonding between semiconductor layers by a final coarse polish after chemical-mechanical polishing.
  • the present invention provides a method for improving chemical-mechanical bonding between semiconductor layers by a high force scrub process after chemical-mechanical polishing.
  • the present invention provides a method for improving chemical-mechanical bonding between semiconductor layers by a chemical etching process after chemical-mechanical polishing.
  • the present invention provides a method for improving chemical-mechanical bonding between semiconductor layers by a plasma etching process after chemical-mechanical polishing.
  • the present invention provides a method for improving chemical-mechanical bonding between semiconductor layers by a high temperature blistering process after chemical-mechanical polishing.
  • FIG. 1 (PRIOR ART) is a plan view of aligned channels of a prior art integrated circuit
  • FIG. 2 is a cross-section of FIG. 1 (PRIOR ART) along line 2 — 2 ;
  • FIG. 3 is a cross-section similar to FIG. 2 (PRIOR ART) during an intermediate stage of processing for the integrated circuit of the present invention.
  • FIG. 4 is the integrated circuit of FIG. 3 after processing in accordance with the present invention.
  • FIG. 1 PRIOR ART
  • a first channel 102 is shown disposed below a second channel 104 which extends substantially perpendicular to the first channel 102 in the plan view.
  • a cylindrical via 106 connects the first and second channels 102 and 104 and is a part of the second channel 104 by being deposited concurrently by a dual damascene technique.
  • FIG. 2 PRIOR ART
  • the first channel 102 is disposed in the first channel dielectric layer 108 over a polysilicon gate 110 and a semiconductor device dielectric layer 112 of a semiconductor device (not shown).
  • the first and second channels 102 and 104 are connected by the cylindrical via 106 and are in horizontal planes separated vertically by an etch stop layer 114 , a via dielectric layer 116 , and a thin via etch stop layer 118 .
  • barrier layer 120 and seed layer 122 are also shown disposed around the first channel 102 . Also shown disposed around the first channel 102 are a barrier layer 120 and seed layer 122 , and around the second channel 104 and the cylindrical via 106 is a barrier layer 124 and seed layer 126 . For simplicity, these layers are not shown in FIG. 1 (PRIOR ART).
  • the barrier layers are made up of barrier materials such as tantalum, titanium, tungsten, their alloys, compounds thereof (especially their nitrides) and combinations thereof.
  • the barrier materials are intended to prevent detrimental migration of copper into the dielectric materials.
  • the copper seed layers are deposited on top of the barrier layers to provide a conductive layer for the subsequent electroplating of copper which makes up the channels.
  • the conductive material outside the channels must be removed.
  • the removal is accomplished using a chemical-mechanical polishing process which abrades the conductive material from the surface of the semiconductor wafer (not shown) until it is left only in the channels.
  • each layer of dielectric material and conductive material are subject to the chemical-mechanical polishing process to a smoothness of approximately 100 A° before the deposition of the subsequent dielectric layers.
  • the first channel dielectric layer 108 and the first channel 102 , and the second channel dielectric layer 101 and second channel 104 are subject to the chemical-mechanical polishing process in preparation for the etch stop layer 114 and subsequent multi-layers of channels, respectively.
  • FIG. 3 therein is shown a cross-section similar to FIG. 2 (PRIOR ART) of an integrated circuit 200 .
  • the first channel 102 is shown disposed in a first channel dielectric layer 108 over the polysilicon gate 110 and the semiconductor device dielectric layer 112 , which are portions of a semiconductor device (not shown).
  • Disposed vertically above the first channel 102 are the etch stop layer 114 , the via dielectric layer 116 , the thin via etch stop layer 118 , and the second channel dielectric layer 101 .
  • the dielectric layers are generally of silicon dioxide
  • the etch stop layers are generally of silicon nitride.
  • the barrier layer 120 and the seed layer 122 are also shown disposed around the first channel 102 .
  • the barrier layers are made up of barrier materials such as tantalum, titanium, tungsten, their alloys, compounds thereof (especially nitrides), and combinations thereof.
  • the channels are generally of copper, aluminum, polysilicon, gold, silver, alloys thereof, and combinations thereof.
  • a chemical-mechanical polishing step is used to remove all the material above the second channel dielectric layer 101 and to expose it for further processing.
  • the top surface 128 of the second channel dielectric layer 101 is shown roughened.
  • the prior art teaches that it is necessary to maintain a surface finish of under 100 A° TIR (Total Indicator Reading) for 0.18 micron semiconductor geometries, in the present invention the surface roughness will exceed 500 A° TIR.
  • the surface finish will be approximately five times rougher than that taught by the prior art as being a desirable surface finish after chemical-mechanical polishing for a particular geometry. This will provide increased chemical and mechanical bonding for subsequent layers.
  • the same roughening process would be used for the top surface 130 of the first channel dielectric layer 108 in a single damascene process.
  • FIG. 4 therein is shown the integrated circuit 200 of FIG. 3 in a further stage of processing with a third channel 204 and a second via 206 added. Again, for ease of understanding, the same elements as shown in FIG. 3 are identified with the same numbers.
  • the surface 128 has deposited thereon an etch stop layer 214 which adheres chemically and mechanically thereto since the surface area is greatly increased over the as-polished surface area.
  • etch stop layer 214 On top of the etch stop layer 214 is a second via dielectric layer 216 which contains the second via 206 .
  • etch stop layer 218 Deposited on top of the second via dielectric layer 216 is an etch stop layer 218 and a third channel dielectric layer 201 which contains the third channel 204 .
  • the third channel 204 and via 206 are embedded in barrier layer and seed layers 224 and 226 , respectively.
  • the third channel dielectric layer 201 has its surface 228 roughened after normal chemical-mechanical polishing for further processing as previously explained.
  • a conventional first damascene process is used to deposit the first channel 102 in the first channel dielectric layer 108 above portions of the semiconductor device 110 and 112 on a production integrated circuit 200 .
  • the damascene process is a photolithographic process which uses a mask to define a first channel opening in the first channel dielectric layer 108 .
  • the first channel opening is then filled with the barrier layer 120 and the seed layer 122 which line the opening.
  • a first conductive material such as copper or a copper alloy, is deposited using conventional metal deposition techniques, such as physical vapor deposition, chemical vapor deposition, or a combination thereof, although electroplating is preferred, to form the first channel 102 .
  • the first channel 102 and the first channel dielectric 108 are subject to chemical-mechanical polishing.
  • the surface 130 of the first channel dielectric layer 108 is then subject to the roughening process.
  • the etch stop layer 114 , the via dielectric layer 116 , and the via etch stop layer 118 would be successively deposited on top of the first channel 102 and the first channel dielectric layer 108 using conventional deposition techniques.
  • the basis for the cylindrical via 106 is formed. There is then a subsequent deposition of the second channel dielectric layer 101 .
  • the second damascene process uses a further mask to define the second channel opening in the second channel dielectric layer 101 .
  • the second damascene process also forms the cylindrical via 106 down to the etch stop layer 114 .
  • the anisotropic dielectric etch etches faster in the vertical direction of FIG. 3 than in the horizontal direction.
  • the nitride etch of the etch stop layer 114 then exposes a portion of the first channel 102 .
  • the barrier layer 124 and the seed layer 126 are deposited to line the second channel opening by a process such as physical-vapor deposition or chemical-vapor deposition.
  • the conductive material generally copper or a copper alloy, is deposited by using the seed layer 126 as an electrode for electroplating copper ions from a plating bath.
  • a chemical-mechanical polishing process is used to polish the conductive material, the seed layer 126 , and the barrier layer 124 down to the surface of the second channel dielectric layer 101 . This damascenes the conductive material into the second channel dielectric layer 101 to form the second channel 104 . It also leaves a polished surface finish on both the second channel dielectric 101 and the second channel 104 .
  • the surface 128 of the second channel dielectric layer 101 is roughened by a factor of approximately five. This preferably can be performed by using a final coarse polish as the final step of the chemical-mechanical polishing process. It can also be accomplished by a high force scrub of the surface 128 after the chemical-mechanical mechanical polishing process. Or, it can be performed by an etching step which could include chemical or plasma etching to increase the surface area of the surface 128 . As another alternative, a high temperature could be used to blister the surface 128 , for example by the application of laser energy. All of these processes would increase the surface area and improve the chemical and mechanical bonding characteristics of the surface 128 .
  • the second damascene process is repeated to lay down the third channel 204 and the second via 206 .
  • the appropriate surfaces such as the surface 228 , will undergo the same roughening process in order to achieve the same enhanced chemical and mechanical bonding of the dielectric layers.
  • the present invention is applicable to other conductive materials such as aluminum, silver, gold, alloys thereof, compounds thereof, and combinations thereof.
  • the barrier layer can be of tantalum, titanium, tungsten, alloys thereof, compounds thereof (especially nitrides), and combinations thereof.
  • the preferred embodiment of the present invention is directed to using a dual damascene technique.
  • other techniques of forming interconnect such as the single damascene technique, or other traditional techniques of forming low resistance contacts or plugs which involve filling an opening with conductive materials such as tungsten or aluminum may be used to practice the present invention.

Abstract

A method for manufacturing an integrated circuit using damascene processes is provided in which dielectric surfaces subject to chemical-mechanical polishing are roughened after polishing to increase the surface area to provide more surface for chemical and mechanical bonding of subsequent layers.

Description

CROSS-REFERENCE TO RELATED APPLICATION
The present application contains subject matter related to a concurrently filed U.S. patent application Ser. No. 09/302,036 filed Apr. 29, 1999 now U.S. Pat. No. 6,107,185 by Todd P. Lukanac entitled “Conductive Material Adhesion Enhancement in Damascene Process for Semiconductors”.
TECHNICAL FIELD
The present invention relates generally to semiconductors and more specifically to a manufacturing method for dual damascene semiconductors.
BACKGROUND ART
In the process of manufacturing integrated circuits, after the individual devices such as the transistors have been fabricated in the silicon substrate, they must be connected together to perform the desired circuit functions. This connection process is generally called “metalization” and is performed using a number of different photolithographic and deposition techniques.
One metalization process, which is called the “damascene” technique, starts with the placement of a first channel dielectric layer, which is a silicon dioxide or other oxide layer, over the semiconductor devices. A first damascene step photoresist is then placed over the dielectric layer and is photolithographically processed to form the pattern of the first channels. An anisotropic etch, generally an oxide etch, is then used to etch out the channel dielectric layer to form the first channel openings. The damascene step photoresist is then stripped and a conductive material is deposited in the first channel openings.
Some conductive materials, such as copper, require preparatory steps before deposition. An optional adhesion material, such as tantalum or titanium, is deposited followed by a barrier material, such as tantalum nitride or titanium nitride. The combination of the adhesion and barrier material is collectively referred to as “barrier layer” herein. The barrier layer is used to prevent failure causing diffusion of the conductive material of the channels into the dielectric layer and the semiconductor devices. A seed layer is then deposited on the barrier layer to form a conductive material base, or “seed”, for subsequent electro-deposition of the conductive material.
The conductive material deposited in the first channel openings and is then subjected to a chemical-mechanical polishing process which removes the materials above the first channel dielectric layer and above the first channel openings. With the chemical-mechanical polishing, the conductive material is “damascened” into the first channel dielectric layer to form the first conductive channels. This chemical-mechanical polishing process attempts to leave the first channel dielectric layer and the conductive material in the channel as smooth and as planar as possible for subsequent operations. This requires the use of a very fine abrasive in the process.
For multiple layers of channels, the “dual damascene” technique is used in which the channels and vias are formed at the same time. In one example, the via formation step of the dual damascene technique starts with the deposition of a thin dielectric etch stop layer, such as a silicon nitride, over the first channels and the first channel dielectric layer. Subsequently, a via dielectric layer is deposited on the etch stop layer. This is followed by deposition of a thin via dielectric etch stop layer, generally another nitride layer. Then a via step photoresist is used in a photolithographic process to designate round via areas over the first channels.
A stop layer etch, generally a nitride etch, is then used to etch out the round via areas in the via nitride. The via step photoresist is then removed, or stripped. A second channel dielectric layer is then deposited over the via dielectric stop layer and the exposed via dielectric layer. A second damascene step photoresist is placed over the second channel dielectric layer and is photolithographically processed to form the pattern of the second channels. An anisotropic etch is then used to etch the second channel dielectric layer and the via dielectric layer to form the second channel openings and the via areas down to the thin etch stop layer above the first channels. The damascene photoresist is then removed, and a stop layer etch process removes the via etch stop layer above the first channels in the via areas.
For conductive materials such as copper as previously described, a barrier layer is then deposited to coat the via openings and the second channel openings. Next, a seed layer is deposited on the barrier layer. This is followed by a deposition of the conductive material in the second channel openings and the via openings to simultaneously fill the second channel and the vias. A second chemical-mechanical polishing process defines the second channel and leaves the two vertically separated channels connected by a cylindrical via. Again, this chemical-mechanical polishing process attempts to leave the first channel dielectric layer and the conductive material in the channel as smooth and as planar as possible for subsequent operations.
The use of the damascene techniques eliminates metal etch and dielectric gap fill steps typically used in the metalization process. The elimination of metal etch steps is important as the semiconductor industry moves from aluminum to other metalization materials, such as copper, which are very difficult to etch.
In the past, those skilled in the art tried to make the surfaces resulting from the chemical-mechanical polishing steps as smooth and as planar as possible to provide flat surfaces for subsequent layers and alignment for further photolithographic processing.
With smaller and smaller semiconductor geometries, adhesion of subsequent layers to dielectric materials in semiconductors has been found to be important for reliability. Both chemical and mechanical delamination are sources of semiconductor device failures. Thus, a method for enhancing the adhesion has become increasingly important.
DISCLOSURE OF THE INVENTION
The present invention provides a method for enhancing adhesion to dielectric materials by roughening the surface to increase the surface area for improved chemical and mechanical bonding. After deposition of the conductive material and chemical-mechanical polishing for planarization, the dielectric material is subject to a roughening which will increase the surface roughness by five over the final planarization finish.
The present invention provides a method for improving chemical-mechanical bonding between semiconductor layers by a final coarse polish after chemical-mechanical polishing.
The present invention provides a method for improving chemical-mechanical bonding between semiconductor layers by a high force scrub process after chemical-mechanical polishing.
The present invention provides a method for improving chemical-mechanical bonding between semiconductor layers by a chemical etching process after chemical-mechanical polishing.
The present invention provides a method for improving chemical-mechanical bonding between semiconductor layers by a plasma etching process after chemical-mechanical polishing.
The present invention provides a method for improving chemical-mechanical bonding between semiconductor layers by a high temperature blistering process after chemical-mechanical polishing.
The above and additional advantages of the present invention will become apparent to those skilled in the art from a reading of the following detailed description when taken in conjunction with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 (PRIOR ART) is a plan view of aligned channels of a prior art integrated circuit;
FIG. 2 (PRIOR ART) is a cross-section of FIG. 1 (PRIOR ART) along line 2—2;
FIG. 3 is a cross-section similar to FIG. 2 (PRIOR ART) during an intermediate stage of processing for the integrated circuit of the present invention; and
FIG. 4 is the integrated circuit of FIG. 3 after processing in accordance with the present invention.
BEST MODE FOR CARRYING OUT THE INVENTION
Referring now to FIG. 1 (PRIOR ART), therein is shown a plan view of a prior art pair of perpendicularly aligned semiconductor channels of a conductive material, such as copper, disposed on a production integrated circuit 100 in a dielectric layer 101. A first channel 102 is shown disposed below a second channel 104 which extends substantially perpendicular to the first channel 102 in the plan view. A cylindrical via 106 connects the first and second channels 102 and 104 and is a part of the second channel 104 by being deposited concurrently by a dual damascene technique.
Referring now to FIG. 2 (PRIOR ART), therein is shown a cross-section of FIG. 1 (PRIOR ART) along 2—2. The first channel 102 is disposed in the first channel dielectric layer 108 over a polysilicon gate 110 and a semiconductor device dielectric layer 112 of a semiconductor device (not shown). The first and second channels 102 and 104 are connected by the cylindrical via 106 and are in horizontal planes separated vertically by an etch stop layer 114, a via dielectric layer 116, and a thin via etch stop layer 118. Also shown disposed around the first channel 102 are a barrier layer 120 and seed layer 122, and around the second channel 104 and the cylindrical via 106 is a barrier layer 124 and seed layer 126. For simplicity, these layers are not shown in FIG. 1 (PRIOR ART).
For copper or copper alloy conductive materials, the barrier layers are made up of barrier materials such as tantalum, titanium, tungsten, their alloys, compounds thereof (especially their nitrides) and combinations thereof. The barrier materials are intended to prevent detrimental migration of copper into the dielectric materials. The copper seed layers are deposited on top of the barrier layers to provide a conductive layer for the subsequent electroplating of copper which makes up the channels.
After deposition of the conductive material which will fill the channels and cover the dielectric layers, the conductive material outside the channels must be removed. The removal is accomplished using a chemical-mechanical polishing process which abrades the conductive material from the surface of the semiconductor wafer (not shown) until it is left only in the channels.
It should be understood that each layer of dielectric material and conductive material are subject to the chemical-mechanical polishing process to a smoothness of approximately 100 A° before the deposition of the subsequent dielectric layers. Thus, the first channel dielectric layer 108 and the first channel 102, and the second channel dielectric layer 101 and second channel 104, are subject to the chemical-mechanical polishing process in preparation for the etch stop layer 114 and subsequent multi-layers of channels, respectively.
Referring now to FIG. 3, therein is shown a cross-section similar to FIG. 2 (PRIOR ART) of an integrated circuit 200. For ease of understanding, the same elements as shown in FIG. 2 (PRIOR ART) are numbered with the same numbers. The first channel 102 is shown disposed in a first channel dielectric layer 108 over the polysilicon gate 110 and the semiconductor device dielectric layer 112, which are portions of a semiconductor device (not shown). Disposed vertically above the first channel 102 are the etch stop layer 114, the via dielectric layer 116, the thin via etch stop layer 118, and the second channel dielectric layer 101. Again, the dielectric layers are generally of silicon dioxide, and the etch stop layers are generally of silicon nitride.
Also shown disposed around the first channel 102 are the barrier layer 120 and the seed layer 122. In the preferred embodiment, the barrier layers are made up of barrier materials such as tantalum, titanium, tungsten, their alloys, compounds thereof (especially nitrides), and combinations thereof. The channels are generally of copper, aluminum, polysilicon, gold, silver, alloys thereof, and combinations thereof.
Finally, a chemical-mechanical polishing step is used to remove all the material above the second channel dielectric layer 101 and to expose it for further processing.
In FIG. 3, the top surface 128 of the second channel dielectric layer 101 is shown roughened. The prior art teaches that it is necessary to maintain a surface finish of under 100 A° TIR (Total Indicator Reading) for 0.18 micron semiconductor geometries, in the present invention the surface roughness will exceed 500 A° TIR. As semiconductor devices get smaller and smaller, for a given semiconductor geometry, the surface finish will be approximately five times rougher than that taught by the prior art as being a desirable surface finish after chemical-mechanical polishing for a particular geometry. This will provide increased chemical and mechanical bonding for subsequent layers.
As would be obvious to those skilled in the art, the same roughening process would be used for the top surface 130 of the first channel dielectric layer 108 in a single damascene process.
Referring now to FIG. 4, therein is shown the integrated circuit 200 of FIG. 3 in a further stage of processing with a third channel 204 and a second via 206 added. Again, for ease of understanding, the same elements as shown in FIG. 3 are identified with the same numbers. The surface 128 has deposited thereon an etch stop layer 214 which adheres chemically and mechanically thereto since the surface area is greatly increased over the as-polished surface area.
On top of the etch stop layer 214 is a second via dielectric layer 216 which contains the second via 206. Deposited on top of the second via dielectric layer 216 is an etch stop layer 218 and a third channel dielectric layer 201 which contains the third channel 204. The third channel 204 and via 206 are embedded in barrier layer and seed layers 224 and 226, respectively. The third channel dielectric layer 201 has its surface 228 roughened after normal chemical-mechanical polishing for further processing as previously explained.
In production, a conventional first damascene process is used to deposit the first channel 102 in the first channel dielectric layer 108 above portions of the semiconductor device 110 and 112 on a production integrated circuit 200. The damascene process is a photolithographic process which uses a mask to define a first channel opening in the first channel dielectric layer 108. The first channel opening is then filled with the barrier layer 120 and the seed layer 122 which line the opening. A first conductive material, such as copper or a copper alloy, is deposited using conventional metal deposition techniques, such as physical vapor deposition, chemical vapor deposition, or a combination thereof, although electroplating is preferred, to form the first channel 102. The first channel 102 and the first channel dielectric 108 are subject to chemical-mechanical polishing. The surface 130 of the first channel dielectric layer 108 is then subject to the roughening process.
The etch stop layer 114, the via dielectric layer 116, and the via etch stop layer 118 would be successively deposited on top of the first channel 102 and the first channel dielectric layer 108 using conventional deposition techniques.
By using the via photoresist and the via photolithographic process followed by nitride etching of the via etch stop layer 118, the basis for the cylindrical via 106 is formed. There is then a subsequent deposition of the second channel dielectric layer 101. The second damascene process uses a further mask to define the second channel opening in the second channel dielectric layer 101. Using an anisotropic dielectric etch, the second damascene process also forms the cylindrical via 106 down to the etch stop layer 114. The anisotropic dielectric etch etches faster in the vertical direction of FIG. 3 than in the horizontal direction. The nitride etch of the etch stop layer 114 then exposes a portion of the first channel 102.
Next, the barrier layer 124 and the seed layer 126 are deposited to line the second channel opening by a process such as physical-vapor deposition or chemical-vapor deposition. The conductive material, generally copper or a copper alloy, is deposited by using the seed layer 126 as an electrode for electroplating copper ions from a plating bath. After the second channel opening is filled, a chemical-mechanical polishing process is used to polish the conductive material, the seed layer 126, and the barrier layer 124 down to the surface of the second channel dielectric layer 101. This damascenes the conductive material into the second channel dielectric layer 101 to form the second channel 104. It also leaves a polished surface finish on both the second channel dielectric 101 and the second channel 104.
After chemical-mechanical polishing, the surface 128 of the second channel dielectric layer 101 is roughened by a factor of approximately five. This preferably can be performed by using a final coarse polish as the final step of the chemical-mechanical polishing process. It can also be accomplished by a high force scrub of the surface 128 after the chemical-mechanical mechanical polishing process. Or, it can be performed by an etching step which could include chemical or plasma etching to increase the surface area of the surface 128. As another alternative, a high temperature could be used to blister the surface 128, for example by the application of laser energy. All of these processes would increase the surface area and improve the chemical and mechanical bonding characteristics of the surface 128.
After the surface 128 is roughened, the second damascene process is repeated to lay down the third channel 204 and the second via 206. For subsequent channels and vias, the appropriate surfaces, such as the surface 228, will undergo the same roughening process in order to achieve the same enhanced chemical and mechanical bonding of the dielectric layers.
While the best mode utilizes copper as the conductive material, it should be understood that the present invention is applicable to other conductive materials such as aluminum, silver, gold, alloys thereof, compounds thereof, and combinations thereof. Similarly, the barrier layer can be of tantalum, titanium, tungsten, alloys thereof, compounds thereof (especially nitrides), and combinations thereof.
The preferred embodiment of the present invention is directed to using a dual damascene technique. However, it also will be recognized that other techniques of forming interconnect, such as the single damascene technique, or other traditional techniques of forming low resistance contacts or plugs which involve filling an opening with conductive materials such as tungsten or aluminum may be used to practice the present invention.
While the invention has been described in conjunction with a specific best mode, it is to be understood that many alternatives, modifications, and variations will be apparent to those skilled in the art in light of the aforegoing description. Accordingly, it is intended to embrace all such alternatives, modifications, and variations which fall within the spirit and scope of the included claims. All matters set forth herein or shown in the accompanying drawings are to be interpreted in an illustrative and non-limiting sense.

Claims (20)

The invention claimed is:
1. A method of manufacturing an integrated circuit, comprising the steps of:
providing a semiconductor device with a first dielectric layer formed thereon;
forming a first opening in said first dielectric layer, said first opening exposing said semiconductor device;
depositing a conductive material over said first dielectric layer and filling said first opening;
polishing said conductive material outside of said first opening to expose said first dielectric layer;
roughening said exposed first dielectric layer; and
forming a second dielectric layer over said first dielectric layer.
2. The method as claimed in claim 1 wherein said step of: roughening said first dielectric layer is performed by a final coarse chemical-mechanical polishing process.
3. The method as claimed in claim 1 wherein said step of roughening said first dielectric layer is performed by a high force scrub process.
4. The method as claimed in claim 1 wherein said step of roughening said first dielectric layer is performed by a chemical etching process.
5. The method as claimed in claim 1 wherein said step of roughening said first dielectric layer is performed by a plasma etching process.
6. The method as claimed in claim 1 wherein said step of roughening said first dielectric layer is performed by a high temperature blistering process.
7. The method as claimed in claim 1 including a step of forming a barrier layer in said first opening and wherein said step of forming said barrier layer uses a material selected from a group consisting of tantalum, titanium, tungsten, alloys thereof, and combinations thereof.
8. The method as claimed in claim 1 including a step of forming a seed layer in said first opening and wherein said step of forming said seed layer uses a material selected from a group consisting of copper, aluminum, silver, gold, alloys thereof, and combinations thereof.
9. The method as claimed in claim 1 wherein said step of filling said openings with conductive materials uses a material selected from a group consisting of copper, aluminum, silver, gold, alloys thereof, and combinations thereof.
10. The method as claimed in claim 1 wherein said steps of forming said first and second dielectric layers use a material selected from the group consisting of silicon dioxide and silicon nitride.
11. A method of manufacturing an integrated circuit containing semiconductor devices, comprising the steps of:
forming a first dielectric layer on the semiconductor devices;
forming a first opening in said first dielectric layer, said first opening exposing said semiconductor devices;
forming a first barrier layer over said first dielectric layer and in said first opening in contact with said semiconductor device;
forming a first seed layer over said first barrier layer and in said first opening;
depositing a first conductive material over said first seed layer and filling said first opening;
polishing said first conductive material, said first seed layer, and said first barrier layer outside of said first opening to form a first channel and expose said first dielectric layer;
roughening said exposed first dielectric layer;
forming an etch stop dielectric layer over said first dielectric layer;
forming a via dielectric layer over said etch stop dielectric layer;
forming a second channel dielectric layer over said via dielectric layer
forming a second channel opening in said second channel dielectric layer and in said via dielectric layer
forming a via opening in said etch stop dielectric layer to expose said first channel;
forming a second barrier layer over said conductive material and said dielectric layers;
forming a second seed layer over said second barrier layer;
filling said second opening with a second conductive material over said second seed layer to form said via opening and said second channel opening; and
polishing said second seed layer, said second barrier layer, and said second conductive material, outside said second opening to form said second channel and expose said second dielectric layer.
12. The method as claimed in claim 11 wherein the step of roughening said first dielectric layer is performed by a final coarse chemical-mechanical polishing process to leave a surface finish approximately five times rougher than said step of polishing.
13. The method as claimed in claim 11 wherein the step of roughening said first dielectric layer is performed by a final high force scrub process to leave a surface finish approximately five times rougher than said first step of polishing.
14. The method as claimed in claim 11 wherein the step of roughening said first dielectric layer is performed by a final chemical etching process to leave a surface finish approximately five times rougher than said first step of polishing.
15. The method as claimed in claim 11 wherein the step of roughening said first dielectric layer is performed by a final plasma etching process to leave a surface finish approximately five times rougher than said first step of polishing.
16. The method as claimed in claim 11 wherein the step of roughening said first dielectric layer is performed by high temperature blistering process to leave a surface finish approximately five times rougher than said first step of polishing.
17. The method as claimed in claim 11 wherein the steps of forming said barrier layers use materials selected from a group consisting of tantalum, titanium, tungsten, alloys thereof, and combinations thereof.
18. The method as claimed in claim 11 wherein the steps of forming said seed layers use materials selected from a group consisting of copper, aluminum, silver, gold, alloys thereof, and combinations thereof.
19. The method as claimed in claim 11 wherein the step of filling said openings with conductive materials uses a material selected from a group consisting of copper, aluminum, silver, gold, alloys thereof, and combinations thereof.
20. The method as claimed in claim 11 wherein said steps of forming said dielectric layers use a material selected from the group consisting of silicon dioxide and silicon nitride.
US09/301,887 1999-04-29 1999-04-29 Dielectric adhesion enhancement in damascene process for semiconductors Expired - Lifetime US6251772B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/301,887 US6251772B1 (en) 1999-04-29 1999-04-29 Dielectric adhesion enhancement in damascene process for semiconductors

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/301,887 US6251772B1 (en) 1999-04-29 1999-04-29 Dielectric adhesion enhancement in damascene process for semiconductors

Publications (1)

Publication Number Publication Date
US6251772B1 true US6251772B1 (en) 2001-06-26

Family

ID=23165322

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/301,887 Expired - Lifetime US6251772B1 (en) 1999-04-29 1999-04-29 Dielectric adhesion enhancement in damascene process for semiconductors

Country Status (1)

Country Link
US (1) US6251772B1 (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6514860B1 (en) * 2001-01-31 2003-02-04 Advanced Micro Devices, Inc. Integration of organic fill for dual damascene process
US6570255B2 (en) * 2001-01-04 2003-05-27 International Business Machines Corporation Method for forming interconnects on semiconductor substrates and structures formed
US6617238B2 (en) * 2000-06-20 2003-09-09 Hyundai Electronics Industries Co., Ltd. Method of manufacturing a metal wiring in a semiconductor device
US20040038507A1 (en) * 1998-09-23 2004-02-26 Infineon Technologies Ag Method of producing an integrated circuit configuration
US20050170626A1 (en) * 2000-07-05 2005-08-04 Sharp Kabushiki Kaisha Semiconductor device and method for fabricating the device
US20080020546A1 (en) * 2004-06-14 2008-01-24 International Business Machines Corporation Process for interfacial adhesion in laminate structures through patterned roughing of a surface
US20140048939A1 (en) * 2012-08-17 2014-02-20 Samsung Electronics Co., Ltd. Semiconductor device having metal plug and method of manufacturing the same
CN109309075A (en) * 2017-07-27 2019-02-05 台湾积体电路制造股份有限公司 Semiconductor packages and the method for making semiconductor packages
US20200083094A1 (en) * 2018-09-11 2020-03-12 Samsung Electronics Co., Ltd. Method of fabricating interconnection line of semiconductor device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5989623A (en) * 1997-08-19 1999-11-23 Applied Materials, Inc. Dual damascene metallization
US6001730A (en) * 1997-10-20 1999-12-14 Motorola, Inc. Chemical mechanical polishing (CMP) slurry for polishing copper interconnects which use tantalum-based barrier layers
US6010962A (en) * 1999-02-12 2000-01-04 Taiwan Semiconductor Manufacturing Company Copper chemical-mechanical-polishing (CMP) dishing
US6048796A (en) * 1998-12-15 2000-04-11 United Microelectronics Corp. Method of manufacturing multilevel metal interconnect

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5989623A (en) * 1997-08-19 1999-11-23 Applied Materials, Inc. Dual damascene metallization
US6001730A (en) * 1997-10-20 1999-12-14 Motorola, Inc. Chemical mechanical polishing (CMP) slurry for polishing copper interconnects which use tantalum-based barrier layers
US6048796A (en) * 1998-12-15 2000-04-11 United Microelectronics Corp. Method of manufacturing multilevel metal interconnect
US6010962A (en) * 1999-02-12 2000-01-04 Taiwan Semiconductor Manufacturing Company Copper chemical-mechanical-polishing (CMP) dishing

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6998338B2 (en) 1998-09-23 2006-02-14 Infineon Technologies Ag Method of producing an integrated circuit configuration
US20040038507A1 (en) * 1998-09-23 2004-02-26 Infineon Technologies Ag Method of producing an integrated circuit configuration
US6828680B2 (en) * 1998-09-23 2004-12-07 Infineon Technologies Ag Integrated circuit configuration using spacers as a diffusion barrier and method of producing such an integrated circuit configuration
US6617238B2 (en) * 2000-06-20 2003-09-09 Hyundai Electronics Industries Co., Ltd. Method of manufacturing a metal wiring in a semiconductor device
US20050170626A1 (en) * 2000-07-05 2005-08-04 Sharp Kabushiki Kaisha Semiconductor device and method for fabricating the device
US7217631B2 (en) * 2000-07-05 2007-05-15 Tadatomo Suga Semiconductor device and method for fabricating the device
US6570255B2 (en) * 2001-01-04 2003-05-27 International Business Machines Corporation Method for forming interconnects on semiconductor substrates and structures formed
US6514860B1 (en) * 2001-01-31 2003-02-04 Advanced Micro Devices, Inc. Integration of organic fill for dual damascene process
US20080020546A1 (en) * 2004-06-14 2008-01-24 International Business Machines Corporation Process for interfacial adhesion in laminate structures through patterned roughing of a surface
US7972965B2 (en) * 2004-06-14 2011-07-05 International Business Machines Corporation Process for interfacial adhesion in laminate structures through patterned roughing of a surface
US20140048939A1 (en) * 2012-08-17 2014-02-20 Samsung Electronics Co., Ltd. Semiconductor device having metal plug and method of manufacturing the same
US8841769B2 (en) * 2012-08-17 2014-09-23 Samsung Electronics Co., Ltd. Semiconductor device having metal plug and method of manufacturing the same
CN109309075A (en) * 2017-07-27 2019-02-05 台湾积体电路制造股份有限公司 Semiconductor packages and the method for making semiconductor packages
CN109309075B (en) * 2017-07-27 2022-05-10 台湾积体电路制造股份有限公司 Semiconductor package and method of manufacturing the same
US20200083094A1 (en) * 2018-09-11 2020-03-12 Samsung Electronics Co., Ltd. Method of fabricating interconnection line of semiconductor device

Similar Documents

Publication Publication Date Title
US6239021B1 (en) Dual barrier and conductor deposition in a dual damascene process for semiconductors
US6657304B1 (en) Conformal barrier liner in an integrated circuit interconnect
US6479902B1 (en) Semiconductor catalytic layer and atomic layer deposition thereof
US6071809A (en) Methods for forming high-performing dual-damascene interconnect structures
US6492722B1 (en) Metallized interconnection structure
US6144099A (en) Semiconductor metalization barrier
US6734559B1 (en) Self-aligned semiconductor interconnect barrier and manufacturing method therefor
WO2000039849A1 (en) Dual-damascene interconnect structures and methods of fabricating same
US6259115B1 (en) Dummy patterning for semiconductor manufacturing processes
US6100181A (en) Low dielectric constant coating of conductive material in a damascene process for semiconductors
US6982227B2 (en) Single and multilevel rework
US6261946B1 (en) Method for forming semiconductor seed layers by high bias deposition
US6251772B1 (en) Dielectric adhesion enhancement in damascene process for semiconductors
US6171949B1 (en) Low energy passivation of conductive material in damascene process for semiconductors
EP1330842B1 (en) Low temperature hillock suppression method in integrated circuit interconnects
US6674170B1 (en) Barrier metal oxide interconnect cap in integrated circuits
US6107185A (en) Conductive material adhesion enhancement in damascene process for semiconductors
US6350678B1 (en) Chemical-mechanical polishing of semiconductors
US6939803B2 (en) Method for forming conductor reservoir volume for integrated circuit interconnects
US6346472B1 (en) Manufacturing method for semiconductor metalization barrier
US6465345B1 (en) Prevention of inter-channel current leakage in semiconductors
US6380625B2 (en) Semiconductor interconnect barrier and manufacturing method thereof
US6531780B1 (en) Via formation in integrated circuit interconnects
US6583051B2 (en) Method of manufacturing an amorphized barrier layer for integrated circuit interconnects
US6518648B1 (en) Superconductor barrier layer for integrated circuit interconnects

Legal Events

Date Code Title Description
AS Assignment

Owner name: ADVANCED MICRO DEVICES, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROWN, DIRK;REEL/FRAME:009995/0129

Effective date: 19990506

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: AFFIRMATION OF PATENT ASSIGNMENT;ASSIGNOR:ADVANCED MICRO DEVICES, INC.;REEL/FRAME:023119/0083

Effective date: 20090630

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE

Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001

Effective date: 20181127

AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001

Effective date: 20201117

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001

Effective date: 20201117