Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS6184465 B1
Publication typeGrant
Application numberUS 09/191,037
Publication date6 Feb 2001
Filing date12 Nov 1998
Priority date12 Nov 1998
Fee statusPaid
Also published asUS6376277, US6949821, US7056771, US7365420, US20010037892, US20020056892, US20050253237, US20060186521
Publication number09191037, 191037, US 6184465 B1, US 6184465B1, US-B1-6184465, US6184465 B1, US6184465B1
InventorsDavid J. Corisis
Original AssigneeMicron Technology, Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Semiconductor package
US 6184465 B1
Abstract
A semiconductor package is provided which includes a substrate having a plurality of semiconductor dice mounted thereon. The substrate is divided into segments by grooves formed in the bottom surface of the substrate. Each semiconductor die is electrically connected to the substrate by electrical connections which extend from bond pads on the semiconductor die to corresponding bond pads on the substrate. An encapsulant is formed over each segment and contains grooves which correspond to the grooves of the substrate. Break points are thus formed at the grooves to permit the segments to be easily detached from the substrate to form individual integrated circuits.
Images(7)
Previous page
Next page
Claims(6)
What is claimed is:
1. A semiconductor package, comprising:
a substrate having a top surface and a bottom surface;
a plurality of first grooves formed in at least a portion of the bottom surface, the plurality of first grooves dividing the substrate into a plurality of segments;
a plurality of semiconductor dice bonded to the top surface, each of the plurality of semiconductor dice being positioned in one of the plurality of segments;
an encapsulant formed onto each of the plurality of semiconductor dice; and
a plurality of second grooves formed in the encapsulant to be substantially aligned with the plurality of first grooves.
2. The semiconductor package of claim 1, wherein the substrate is formed from ceramic.
3. The semiconductor package of claim 1, wherein the encapsulant is formed from a bismaleimide triazine resin.
4. The semiconductor package of claim 1, wherein the plurality of first and second grooves are formed at an angle.
5. The semiconductor package of claim 1, wherein the package is one of a ball grid array and a fine-pitched ball grid array package.
6. The semiconductor package of claim 1, wherein the plurality of semiconductor dice are electrically connected to the substrate.
Description
BACKGROUND OF THE INVENTION

The present invention relates generally to semiconductor packaging, and more particularly to a package for a plurality of semiconductor dice, which are singulated into individual integrated circuits.

Generally, in semiconductor manufacturing, an individual semiconductor die is mounted to a substrate and then sealed by an encapsulant or by a molding operation. The sealed package protects the die from breakage, and hazardous environmental contaminants. In addition, the package provides a lead system for connecting the resulting integrated circuit to a plurality of other similar circuits on a printed circuit board in an electronic system.

The semiconductor die includes a non-active surface which is typically mounted to a die receiving area on the substrate, and an active surface which has circuitry formed thereon. The circuitry is electrically connected to the substrate by bond pads formed on the active surface to corresponding bond pads on the substrate.

The initial component of the package is the substrate, for example, a lead frame. Typically, a lead frame supports a plurality of dice for packaging, and provides the leads for the final semiconductor package. The lead frame may be formed from a metal sheet of material. During the packaging process, each semiconductor die is mounted to a die paddle of a die receiving area by an adhesive. The adhesive is typically formed between the non-active face of the semiconductor die and the top surface of the die paddle.

During the packaging process, the bond pads formed on the semiconductor die are electrically connected to the leads of the lead frame using bond wires. An encapsulating layer is then formed over a portion of or across the entire active surface of the semiconductor die to seal the die and lead frame in a final package. After the package is sealed, the semiconductor packages are singulated by, for example, a trim and form operation, and the leads are bent to a desired configuration.

Recent advances in semiconductor manufacturing have led to a demand for smaller devices which may perform more functions. Thus, more input/output connection have been formed onto the semiconductor die, thereby increasing circuit densities. Common methods for securing these circuits to the substrate are wirebonding and tape-automated bonding (TAB). In TAB, the metal tape leads are attached between the bond pads on the semiconductor die and the bond pads on the substrate. In wirebonding, a plurality of electrical connections are formed one at a time between a bond pad on the semiconductor die and a corresponding pad on the substrate.

Due to the increased demand for high input/output chips, the semiconductor dies are typically formed in an array. Known packaging techniques includes ball grid array, dual-in line, flat pack, and hermetic and plastic chip carrier.

As mentioned above, the semiconductor die are formed on a substrate. In ball grid array (BGA) and fine-pitched ball grid array (FBGA) packaging, the substrate is typically formed from an organic material such as bismaleimide triazine (BT) resin. The BT resin is usually supplied as a sheet of material, and a plurality of semiconductor dice are formed in an array on the sheet of material. Once the electrical connections are formed, the semiconductor is sealed by molding or encapsulation by, for example, a glob top.

When a molding operation is used, the entire top surface of the substrate, with the semiconductor dice mounted thereon, is covered with a mold compound. The dice are then singulated by a trim and form operation.

One drawback to this method is that the resulting package is complex to manufacture because the resulting packages must be singulated by a precision sawing operation to avoid damage to the semiconductor dice. Typically, a saw or jig is used. The pressure which results from the saw blade cutting the mold may, for example, damage the electrical connections formed on the semiconductor die.

SUMMARY OF THE INVENTION

In general, the invention is directed to a semiconductor package which includes a substrate having a plurality of dice mounted thereon. The substrate includes a plurality of grooves to allow the semiconductor dice to be easily detached from the substrate to form individual integrated circuits.

Accordingly, in one aspect, the package includes a substrate having a first surface and a second surface. A plurality of first grooves are formed on the first surface to form a plurality of segments in the substrate. A semiconductor die is mounted to a corresponding segment on the second surface. An encapsulant is formed over the semiconductor die, and forms a plurality of second grooves formed in the encapsulant to correspond to the plurality of first grooves. A plurality of break points are formed from the first and second grooves to separate the individual segments from the substrate.

Implementations of the invention include one or more of the following. The substrate is formed from ceramic. The encapsulant is formed from a bismaleimide triazine resin. The plurality of first and second grooves are formed at an angle. The package is one of a ball grid array and a fine-pitched ball grid array package. The plurality of semiconductor dice are electrically connected to the substrate.

In another aspect, the invention is directed to a method for singulating a semiconductor package which includes a substrate having a first surface and a second surface. A plurality of grooves are formed in the first surface of the substrate to separate the substrate into a plurality of segments. A semiconductor die is mounted to each of the plurality of segments. The method further includes forming an encapsulant on each of the segments, wherein the encapsulant has a plurality of second grooves corresponding to the plurality of first grooves. A plurality of break points are formed form the first and second grooves such that each of the plurality of segments of the substrate is separated at a corresponding break point.

Implementation of the method include the following. The segments may be separated from the substrate by a shearing or punching operation.

Other advantages and features of the present invention will become apparent from the following description, including the drawings and claims.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a substrate for a semiconductor package in accordance with the present invention.

FIG. 2 illustrates a semiconductor die mounted to the substrate of FIG. 1.

FIG. 3 illustrates a top view of the semiconductor die of FIG. 2.

FIG. 4 illustrates the circuitry formed on the substrate of FIG. 1.

FIG. 5 illustrates the electrical connections between the semiconductor die and the substrate.

FIG. 6A illustrates a molding apparatus in accordance with the present invention.

FIG. 6B illustrates the semiconductor package with a formed mold.

FIG. 6C illustrates a prior art package with a formed mold.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIG. 1 illustrates a semiconductor package 1 in accordance with the present invention. Semiconductor package 1 may be a ball grid array (BGA) or fine-pitched ball grid array package FBGA. Semiconductor package 1 includes a substrate 5. Substrate 5 includes a top surface 3 and a bottom surface 6. Substrate 5 may be formed from any ceramic or other suitable material.

Substrate 5 also includes a plurality of grooves 10 which are formed in bottom surface 6. Grooves 10 may be formed by milling, etching, or scribing. The grooves 10 separate substrate 5 into a plurality of segments 15. Each of the segments 15 may be approximately the same length or different lengths depending on the application. Segments 15 generally define the length of an individual semiconductor die package formed from substrate 5. Grooves 10 are formed at an angle relative the to the bottom surface 6 of substrate 5. For example, grooves 10 may be formed in the shape of an inverted “V” . Grooves 10 may have a depth of about 1-3 millimeters. Grooves 10 also permit the individual packages to be easily separated from substrate 5 as discussed below.

Referring now to FIG. 2, substrate 5 includes a die mounting area 36. A semiconductor die 20 is mounted to the die mounting area 36 such that its non-active surface contacts the die mounting area 36. To secure the semiconductor die to the die mounting area 36, an adhesive layer 9 is formed onto the mounting area. Adhesive layer 9 may be formed from epoxy, acrylic, silicon, or other suitable dielectric material.

FIG. 3 illustrates the semiconductor die 20 with a row of bond pads 22 formed on an active surface 21 of the die 20 along its peripheral edges. The active surface 21 also includes a plurality of circuit traces 24 formed between the bond pads 22. Bond pads 22 may be formed onto active surface 21 of semiconductor die 20 by laminating, etching, or other suitable techniques.

Referring now to FIG. 4, substrate 5 may include a plurality of bond pads 14 and a plurality of electrical conductive terminals 18. A plurality of circuit traces 14 may also formed between top surface 3 and bottom surface 6 of substrate 5 to provide an electrical path between bond pads 14 and terminals 18. Bond pads 14 and circuit traces 16 may be formed onto surface 3 by etching, milling, or other suitable techniques. Bond pads 14 may be formed from gold or copper. Circuit traces 16 may be formed from gold, aluminum, copper, or other suitable material.

Referring again to FIG. 4, conductive terminals 18 are formed onto bottom surface 6. It should be noted however that the conductive terminals 18 may also be formed onto the top surface 3 depending on the application. Conductive terminals 18 provide the electrical contact between the substrate 5 and a printed circuit board (PCB) (not shown). In particular, each conductive terminal 18 electrically connects a specific terminal or bond pad of semiconductor die 2 to a corresponding terminal on the PCB.

FIG. 5 illustrates the semiconductor die 20 electrically connected to substrate 5 by electrical connections 30. Electrical connections 30 extend from one of the bond pads 22 of semiconductor die 20 to a corresponding bond pad 14 on substrate 5. Electrical connections may be formed, for example, by wirebonding or conventional direct flip-chip attach processes. Suitable wirebonding techniques include thermosonic wirebonding, ultrasonic wirebonding, and thermo-compression wirebonding.

During the packaging process, after the semiconductor die is electrically connected to the substrate, an encapsulant is formed over the die-substrate assembly to protect the die from damage. Typically, the encapsulant is formed over an array of semiconductor dice 20 or segments 15. A sawing or shearing operation is then performed to separate the segments 15 into individual packages.

Referring to FIG. 6C, in a known molding system, when the encapsulant 95 is formed, the material of the encapsulant 95 forms not only around the die, but also in gaps 90 of adjacent die. During sawing, the blade slices through the material in the gaps 90 to singulate the packages. This cutting operation increases the stress on the blade and supplies pressure which may damage the semiconductor die and the electrical connections.

To reduce the effects of pressure on the semiconductor die, it has been found that grooves 50 as shown in FIG. 6B may be formed in the encapsulant which correspond to grooves 10 of the substrate 5. This permits segments 15 to be easily detached from substrate 5 by forming break points from grooves 10 and 50 in the substrate.

Referring to FIG. 6A, the package 1 is sealed by an encapsulant 40 which may be transfer molded. Encapsulant 40 protects the semiconductor die and electrical connections 18 against damage and environmental hazards such as chemicals and residue during packaging. Encapsulant 40 may be formed from any number of conventional mold compounds.

Encapsulant 40 may be applied, for example, using a multiple cavity mold. In this processing regime, an upper member 70 and a lower member 72 are positioned above and below the substrate 5, as shown in FIG. 6A, to form a cavity 75 surrounding semiconductor die 20. A gate (not shown) is formed in the upper member 70 through which resin is supplied to the cavity during the molding operation. The molding resin may be moved inside the cavity by, for example, a plunger (not shown).

During operation, the semiconductor die package is mounted between the upper member 70 and the lower member 72 by a loading frame or other suitable device. The encapsulant is applied to the cavity 75 and subjected to a suitable temperature to cure the resin. Suitable temperatures are between 150-200 C. Next, the package body is removed from the encapsulant for singulation. As shown in FIG. 6A, a plurality of projections are formed in upper member 70 of the encapsulant 40 to form a plurality of grooves 50 in the sealed semiconductor package.

Referring to FIG. 6B, grooves 50 are formed such that they generally correspond to grooves 10 in substrate 5 to form a plurality of breakage points 60. Grooves 50 are formed at an angle relative to substrate 5. For example, grooves 50 may be formed in the shape of a “V” . Grooves 50 may have a depth of about 90% of the thickness of the encapsulant.

During packaging, the segments 15 are separated from one another by a punching, breaking, shearing, or other suitable operation to break the substrate 5 at break points 60 formed by grooves 10 and 50. It is contemplated that grooves 10 and 50 may be sufficiently formed such that a machining process is not needed to separate the substrate into individual circuit packages.

The present invention has been described in terms of number of embodiments. The invention, however, is not limited to the embodiments depicted and described. For example, grooves 10 and 50 may be formed perpendicular to the substrate 5, and encapsulant 40 may be in the form of a glob top.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US54204605 Aug 199330 May 1995Vlsi Technology, Inc.Thin cavity down ball grid array package based on wirebond technology
US55980962 Dec 199428 Jan 1997Ford Motor CompanyMethod and apparatus for testing an integrated circuit using controlled wirebonding and wirebonding removal
US560826224 Feb 19954 Mar 1997Lucent Technologies Inc.Packaging multi-chip modules without wire-bond interconnection
US571944019 Dec 199517 Feb 1998Micron Technology, Inc.Flip chip adaptor package for bare die
US5874784 *17 Jun 199623 Feb 1999Sharp Kabushiki KaishaSemiconductor device having external connection terminals provided on an interconnection plate and fabrication process therefor
US5886398 *26 Sep 199723 Mar 1999Lsi Logic CorporationMolded laminate package with integral mold gate
US5900676 *19 Aug 19974 May 1999Samsung Electronics Co., Ltd.Semiconductor device package structure having column leads and a method for production thereof
US5910687 *24 Jan 19978 Jun 1999Chipscale, Inc.Wafer fabrication of die-bottom contacts for electronic devices
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US65586004 May 20006 May 2003Micron Technology, Inc.Method for packaging microelectronic substrates
US656497918 Jul 200120 May 2003Micron Technology, Inc.Method and apparatus for dispensing adhesive on microelectronic substrate supports
US657649428 Jun 200010 Jun 2003Micron Technology, Inc.Recessed encapsulated microelectronic devices and methods for formation
US6611047 *12 Oct 200126 Aug 2003Amkor Technology, Inc.Semiconductor package with singulation crease
US662238012 Feb 200223 Sep 2003Micron Technology, Inc.Methods for manufacturing microelectronic devices and methods for mounting microelectronic packages to circuit boards
US663072814 Jun 20027 Oct 2003Amkor Technology, Inc.Plastic integrated circuit package and leadframe for making the package
US663859511 Jul 200128 Oct 2003Micron Technology, Inc.Method and apparatus for reduced flash encapsulation of microelectronic devices
US664494911 Jul 200111 Nov 2003Micron Technology, Inc.Apparatus for reduced flash encapsulation of microelectronic devices
US665317319 Sep 200125 Nov 2003Micron Technology, Inc.Method and apparatus for packaging a microelectronic die
US66567698 May 20012 Dec 2003Micron Technology, Inc.Method and apparatus for distributing mold material in a mold for packaging microelectronic devices
US666413919 Sep 200116 Dec 2003Micron Technology, Inc.Method and apparatus for packaging a microelectronic die
US667767519 Sep 200113 Jan 2004Micron Technology, Inc.Microelectronic devices and microelectronic die packages
US668338819 Sep 200127 Jan 2004Micron Technology, Inc.Method and apparatus for packaging a microelectronic die
US66929875 Feb 200217 Feb 2004Micron Technology, Inc.BOC BGA package for die with I-shaped bond pad layout
US67206668 Apr 200313 Apr 2004Micron Technology, Inc.BOC BGA package for die with I-shaped bond pad layout
US6734571 *23 Jan 200111 May 2004Micron Technology, Inc.Semiconductor assembly encapsulation mold
US674054621 Aug 200225 May 2004Micron Technology, Inc.Packaged microelectronic devices and methods for assembling microelectronic devices
US674369630 Oct 20021 Jun 2004Micron Technology, Inc.Apparatus and method for leadless packaging of semiconductor devices
US674734816 Oct 20018 Jun 2004Micron Technology, Inc.Apparatus and method for leadless packaging of semiconductor devices
US675054528 Feb 200315 Jun 2004Amkor Technology, Inc.Semiconductor package capable of die stacking
US675054726 Dec 200115 Jun 2004Micron Technology, Inc.Multi-substrate microelectronic packages and methods for manufacture
US676207421 Jan 200313 Jul 2004Micron Technology, Inc.Method and apparatus for forming thin microelectronic dies
US677778910 Jan 200317 Aug 2004Amkor Technology, Inc.Mounting for a package containing a chip
US678106629 Aug 200224 Aug 2004Micron Technology, Inc.Packaged microelectronic component assemblies
US678789430 Oct 20027 Sep 2004Micron Technology, Inc.Apparatus and method for leadless packaging of semiconductor devices
US679070630 Oct 200214 Sep 2004Micron Technology, Inc.Apparatus and method for leadless packaging of semiconductor devices
US679474013 Mar 200321 Sep 2004Amkor Technology, Inc.Leadframe package for semiconductor devices
US67960287 Oct 200228 Sep 2004Micron Technology, Inc.Method of Interconnecting substrates for electrical coupling of microelectronic components
US679804726 Dec 200228 Sep 2004Amkor Technology, Inc.Pre-molded leadframe
US68189739 Sep 200216 Nov 2004Amkor Technology, Inc.Exposed lead QFP package fabricated through the use of a partial saw process
US681900316 Dec 200216 Nov 2004Micron Technology Inc.Recessed encapsulated microelectronic devices and methods for formation
US682506222 May 200230 Nov 2004Amkor Technology, Inc.Semiconductor package and method of making using leadframe having lead locks to secure leads to encapsulant
US683600928 Aug 200228 Dec 2004Micron Technology, Inc.Packaged microelectronic components
US683876028 Aug 20004 Jan 2005Micron Technology, Inc.Packaged microelectronic devices with interconnecting units
US684141419 Jun 200211 Jan 2005Amkor Technology, Inc.Saw and etch singulation method for a chip package
US684141828 Jan 200411 Jan 2005Micron Technology, Inc.Multi-substrate microelectronic packages and methods for manufacture
US684142316 Dec 200211 Jan 2005Micron Technology, Inc.Methods for formation of recessed encapsulated microelectronic devices
US684142424 Apr 200311 Jan 2005Micron Technology, Inc.Semiconductor assembly encapsulation mold and method for forming same
US684590122 Aug 200225 Jan 2005Micron Technology, Inc.Apparatus and method for depositing and reflowing solder paste on a microelectronic workpiece
US6856026 *11 Jul 200315 Feb 2005Matsushita Electric Industrial Co., Ltd.Semiconductor chip, wiring board and manufacturing process thereof as well as semiconductor device
US686707112 Jul 200215 Mar 2005Amkor Technology, Inc.Leadframe including corner leads and semiconductor package using same
US687303230 Jun 200329 Mar 2005Amkor Technology, Inc.Thermally enhanced chip scale lead on chip semiconductor package and method of making same
US687606630 Aug 20015 Apr 2005Micron Technology, Inc.Packaged microelectronic devices and methods of forming same
US687905011 Feb 200312 Apr 2005Micron Technology, Inc.Packaged microelectronic devices and methods for packaging microelectronic devices
US688203629 Apr 200419 Apr 2005Micron Technology, Inc.Apparatuses for forming thin microelectronic dies
US688510129 Aug 200226 Apr 2005Micron Technology, Inc.Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods
US692186018 Mar 200326 Jul 2005Micron Technology, Inc.Microelectronic component assemblies having exposed contacts
US69245505 Apr 20042 Aug 2005Micron Technology, Inc.Packaged microelectronic devices and methods for assembling microelectronic devices
US69331705 Apr 200423 Aug 2005Micron Technology, Inc.Packaged microelectronic component assemblies
US694345030 Aug 200413 Sep 2005Micron Technology, Inc.Packaged microelectronic devices and methods of forming same
US694632528 Aug 200320 Sep 2005Micron Technology, Inc.Methods for packaging microelectronic devices
US6949821 *14 Jan 200227 Sep 2005Micron Technology, Inc.Semiconductor package
US695198218 Dec 20024 Oct 2005Micron Technology, Inc.Packaged microelectronic component assemblies
US697959524 Aug 200027 Dec 2005Micron Technology, Inc.Packaged microelectronic devices with pressure release elements and methods for manufacturing and using such packaged microelectronic devices
US70188692 Sep 200428 Mar 2006Micron Technology, Inc.Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods
US705728128 Apr 20036 Jun 2006Micron Technology Inc.Microelectronic component assemblies employing lead frames having reduced-thickness inner lengths
US70679058 Aug 200227 Jun 2006Micron Technology, Inc.Packaged microelectronic devices including first and second casings
US709106424 Aug 200415 Aug 2006Micron Technology, Inc.Method and apparatus for attaching microelectronic substrates and support members
US71095884 Apr 200219 Sep 2006Micron Technology, Inc.Method and apparatus for attaching microelectronic substrates and support members
US71120488 Apr 200326 Sep 2006Micron Technology, Inc.BOC BGA package for die with I-shaped bond pad layout
US712290515 Jul 200317 Oct 2006Micron Technology, Inc.Microelectronic devices and methods for mounting microelectronic packages to circuit boards
US714522821 Jul 20055 Dec 2006Micron Technology, Inc.Microelectronic devices
US71573101 Sep 20042 Jan 2007Micron Technology, Inc.Methods for packaging microfeature devices and microfeature devices formed by such methods
US718363011 Jun 200327 Feb 2007Amkor Technology, Inc.Lead frame with plated end leads
US719595719 Aug 200427 Mar 2007Micron Technology, Inc.Packaged microelectronic components
US72180015 Apr 200415 May 2007Micron Technology, Inc.Reduced footprint packaged microelectronic components and methods for manufacturing such microelectronic components
US721800324 Mar 200515 May 2007Micron Technology, Inc.Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods
US724752117 Aug 200424 Jul 2007Micron Technology, Inc.Semiconductor assembly encapsulation mold and method for forming same
US725032830 Aug 200431 Jul 2007Micron Technology, Inc.Microelectronic component assemblies with recessed wire bonds and methods of making same
US725607415 Oct 200314 Aug 2007Micron Technology, Inc.Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods
US7258808 *10 Jun 200321 Aug 2007Samsung Electronics Co., Ltd.High-power ball grid array package, heat spreader used in the BGA package and method for manufacturing the same
US725945115 Aug 200521 Aug 2007Micron Technology, Inc.Invertible microfeature device packages
US72710861 Sep 200518 Sep 2007Micron Technology, Inc.Microfeature workpieces and methods of forming a redistribution layer on microfeature workpieces
US727376916 Aug 200025 Sep 2007Micron Technology, Inc.Method and apparatus for removing encapsulating material from a packaged microelectronic device
US730697416 Aug 200511 Dec 2007Micron Technology, Inc.Microelectronic devices and methods for manufacturing and operating packaged microelectronic device assemblies
US731210122 Apr 200325 Dec 2007Micron Technology, Inc.Packaged microelectronic devices and methods for packaging microelectronic devices
US732994911 Oct 200512 Feb 2008Micron Technology, Inc.Packaged microelectronic devices and methods for packaging microelectronic devices
US734734814 Dec 200425 Mar 2008Micron Technology, Inc.Apparatus and method for depositing and reflowing solder paste on a microelectronic workpiece
US736542418 May 200629 Apr 2008Micron Technology, Inc.Microelectronic component assemblies with recessed wire bonds and methods of making same
US736881029 Aug 20036 May 2008Micron Technology, Inc.Invertible microfeature device packages
US740548712 Aug 200229 Jul 2008Micron Technology, Inc.Method and apparatus for removing encapsulating material from a packaged microelectronic device
US742547017 Aug 200416 Sep 2008Micron Technology, Inc.Microelectronic component assemblies employing lead frames having reduced-thickness inner lengths
US742549924 Aug 200416 Sep 2008Micron Technology, Inc.Methods for forming interconnects in vias and microelectronic workpieces including such interconnects
US743591326 Jun 200614 Oct 2008Micron Technology, Inc.Slanted vias for electrical circuits on circuit boards and other substrates
US751823719 Apr 200614 Apr 2009Micron Technology, Inc.Microfeature systems including adhered microfeature workpieces and support members
US755084726 Dec 200723 Jun 2009Micron Technology, Inc.Packaged microelectronic devices and methods for packaging microelectronic devices
US757272526 Oct 200611 Aug 2009Micron Technology, Inc.Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods
US75796849 May 200625 Aug 2009Micron Technology, Inc.Methods for packing microfeature devices and microfeature devices formed by such methods
US75890084 May 200615 Sep 2009Micron Technology, Inc.Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
US761587130 Jun 200610 Nov 2009Micron Technology, Inc.Method and apparatus for attaching microelectronic substrates and support members
US762924928 Aug 20068 Dec 2009Micron Technology, Inc.Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods
US763741220 Mar 200829 Dec 2009Micron Technology, Inc.Apparatus and method for depositing and reflowing solder paste on a microelectronic workpiece
US76555008 Feb 20082 Feb 2010Micron TechnologyPackaged microelectronic devices and methods for packaging microelectronic devices
US76714591 May 20062 Mar 2010Micron Technologies, Inc.Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
US768345826 Oct 200723 Mar 2010Micron Technology, Inc.Through-wafer interconnects for photoimager and memory wafers
US768789327 Dec 200630 Mar 2010Amkor Technology, Inc.Semiconductor package having leadframe with exposed anchor pads
US76878997 Aug 200730 Mar 2010Amkor Technology, Inc.Dual laminate package structure with embedded elements
US769168023 Apr 20086 Apr 2010Micron Technologies, Inc.Method of fabricating microelectronic component assemblies employing lead frames having reduced-thickness inner lengths
US769172615 May 20076 Apr 2010Micron Technology, Inc.Reduced footprint packaged microelectronic components and methods for manufacturing such microelectronic components
US76922865 Aug 20086 Apr 2010Amkor Technology, Inc.Two-sided fan-out wafer escape package
US769293123 Aug 20066 Apr 2010Micron Technology, Inc.Microelectronic packages with leadframes, including leadframes configured for stacked die packages, and associated systems and methods
US769600312 Mar 200813 Apr 2010Micron Technology, Inc.Microelectronic component assemblies with recessed wire bonds and methods of making same
US771443128 Nov 200611 May 2010Amkor Technology, Inc.Electronic component package comprising fan-out and fan-in traces
US77232106 Jun 200725 May 2010Amkor Technology, Inc.Direct-write wafer level chip scale package
US772385221 Jan 200825 May 2010Amkor Technology, Inc.Stacked semiconductor package and method of making same
US77328994 Feb 20098 Jun 2010Amkor Technology, Inc.Etch singulated semiconductor package
US774115024 Jan 200722 Jun 2010Micron Technology, Inc.Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US774594431 Aug 200529 Jun 2010Micron Technology, Inc.Microelectronic devices having intermediate contacts for connection to interposer substrates, and associated methods of packaging microelectronic devices with intermediate contacts
US774934914 Mar 20066 Jul 2010Micron Technology, Inc.Methods and systems for releasably attaching support members to microfeature workpieces
US774988223 Aug 20066 Jul 2010Micron Technology, Inc.Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US77498991 Jun 20066 Jul 2010Micron Technology, Inc.Microelectronic workpieces and methods and systems for forming interconnects in microelectronic workpieces
US775044913 Mar 20076 Jul 2010Micron Technology, Inc.Packaged semiconductor components having substantially rigid support members and methods of packaging semiconductor components
US775453115 Nov 200613 Jul 2010Micron Technology, Inc.Method for packaging microelectronic devices
US775922126 Apr 200620 Jul 2010Micron Technology, Inc.Methods for packaging microelectronic devices and microelectronic devices formed using such methods
US77598009 May 200620 Jul 2010Micron Technology, Inc.Microelectronics devices, having vias, and packaged microelectronic devices having vias
US776813517 Apr 20083 Aug 2010Amkor Technology, Inc.Semiconductor package with fast power-up cycle and method of making same
US77727074 Aug 200510 Aug 2010Round Rock Research, LlcMethods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods
US77773511 Oct 200717 Aug 2010Amkor Technology, Inc.Thin stacked interposer package
US779120331 Aug 20077 Sep 2010Micron Technology, Inc.Interconnects for packaged semiconductor devices and methods for manufacturing such devices
US779513428 Jun 200514 Sep 2010Micron Technology, Inc.Conductive interconnect structures and formation methods using supercritical fluids
US780750530 Aug 20055 Oct 2010Micron Technology, Inc.Methods for wafer-level packaging of microfeature devices and microfeature devices formed using such methods
US78080846 May 20085 Oct 2010Amkor Technology, Inc.Semiconductor package with half-etched locking features
US781244216 Jul 200712 Oct 2010Samsung Electronics Co., Ltd.High-power ball grid array package, heat spreader used in the BGA package and method for manufacturing the same
US78299766 Apr 20099 Nov 2010Micron Technology, Inc.Microelectronic devices and methods for forming interconnects in microelectronic devices
US782999018 Jan 20079 Nov 2010Amkor Technology, Inc.Stackable semiconductor package including laminate interposer
US783001828 Sep 20079 Nov 2010Micron Technology, Inc.Partitioned through-layer via and associated systems and methods
US783345623 Feb 200716 Nov 2010Micron Technology, Inc.Systems and methods for compressing an encapsulant adjacent a semiconductor workpiece
US783360124 Oct 200616 Nov 2010Micron Technology, Inc.Methods for releasably attaching support members to microfeature workpieces and microfeature assemblies formed using such methods
US784305028 Sep 200730 Nov 2010Micron Technology, Inc.Microelectronic die packages with metal leads, including metal leads for stacked die packages, and associated systems and methods
US78473865 Nov 20077 Dec 2010Amkor Technology, Inc.Reduced size stacked semiconductor package and method of making the same
US784739230 Sep 20087 Dec 2010Amkor Technology, Inc.Semiconductor device including leadframe with increased I/O
US78631871 Sep 20054 Jan 2011Micron Technology, Inc.Microfeature workpieces and methods for forming interconnects in microfeature workpieces
US786844025 Aug 200611 Jan 2011Micron Technology, Inc.Packaged microdevices and methods for manufacturing packaged microdevices
US787596321 Nov 200825 Jan 2011Amkor Technology, Inc.Semiconductor device including leadframe having power bars and increased I/O
US78840156 Dec 20078 Feb 2011Micron Technology, Inc.Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
US790264331 Aug 20068 Mar 2011Micron Technology, Inc.Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods
US790266024 May 20068 Mar 2011Amkor Technology, Inc.Substrate for semiconductor device and manufacturing method thereof
US790685512 Apr 201015 Mar 2011Amkor Technology, Inc.Stacked semiconductor package and method of making same
US791038512 May 200622 Mar 2011Micron Technology, Inc.Method of fabricating microelectronic devices
US79157362 Aug 200729 Mar 2011Micron Technology, Inc.Microfeature workpieces and methods for forming interconnects in microfeature workpieces
US79285426 Mar 200919 Apr 2011Amkor Technology, Inc.Lead frame for semiconductor package
US793259519 Mar 201026 Apr 2011Amkor Technology, Inc.Electronic component package comprising fan-out traces
US794752924 Oct 200724 May 2011Micron Technology, Inc.Microelectronic die packages with leadframes, including leadframe-based interposer for stacked die packages, and associated systems and methods
US795589813 Mar 20077 Jun 2011Micron Technology, Inc.Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US795644317 Mar 20107 Jun 2011Micron Technology, Inc.Through-wafer interconnects for photoimager and memory wafers
US795645316 Jan 20087 Jun 2011Amkor Technology, Inc.Semiconductor package with patterning layer and method of making same
US79608184 Mar 200914 Jun 2011Amkor Technology, Inc.Conformal shield on punch QFN semiconductor package
US796899821 Jun 200628 Jun 2011Amkor Technology, Inc.Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package
US797341123 Nov 20095 Jul 2011Micron Technology, Inc.Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods
US79771632 Jul 200912 Jul 2011Amkor Technology, Inc.Embedded electronic component package fabrication method
US797777410 Jul 200712 Jul 2011Amkor Technology, Inc.Fusion quad flat semiconductor package
US79822976 Mar 200719 Jul 2011Amkor Technology, Inc.Stackable semiconductor package having partially exposed semiconductor die and method of fabricating the same
US79822983 Dec 200819 Jul 2011Amkor Technology, Inc.Package in package semiconductor device
US79899336 Oct 20082 Aug 2011Amkor Technology, Inc.Increased I/O leadframe and semiconductor device including same
US800819223 Aug 201030 Aug 2011Micron Technology, Inc.Conductive interconnect structures and formation methods using supercritical fluids
US800875827 Oct 200830 Aug 2011Amkor Technology, Inc.Semiconductor device with increased I/O leadframe
US802658923 Feb 200927 Sep 2011Amkor Technology, Inc.Reduced profile stackable semiconductor package
US80587159 Jan 200915 Nov 2011Amkor Technology, Inc.Package in package device for RF transceiver module
US806782110 Apr 200829 Nov 2011Amkor Technology, Inc.Flat semiconductor package with half package molding
US807205018 Nov 20086 Dec 2011Amkor Technology, Inc.Semiconductor device with increased I/O leadframe including passive device
US808485428 Dec 200727 Dec 2011Micron Technology, Inc.Pass-through 3D interconnect for microelectronic dies and associated systems and methods
US808486610 Dec 200327 Dec 2011Micron Technology, Inc.Microelectronic devices and methods for filling vias in microelectronic devices
US808486818 Jun 201027 Dec 2011Amkor Technology, Inc.Semiconductor package with fast power-up cycle and method of making same
US808914125 Jan 20103 Jan 2012Amkor Technology, Inc.Semiconductor package having leadframe with exposed anchor pads
US808914517 Nov 20083 Jan 2012Amkor Technology, Inc.Semiconductor device including increased capacity leadframe
US80891593 Oct 20073 Jan 2012Amkor Technology, Inc.Semiconductor package with increased I/O density and method of making the same
US810203728 Feb 201124 Jan 2012Amkor Technology, Inc.Leadframe for semiconductor package
US811945518 Mar 201121 Feb 2012Amkor Technology, Inc.Wafer level package fabrication method
US812506428 Jul 200828 Feb 2012Amkor Technology, Inc.Increased I/O semiconductor package and method of making same
US813861321 Mar 201120 Mar 2012Micron Technology, Inc.Microelectronic devices
US815412612 Jul 201010 Apr 2012Round Rock Research, LlcMethods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods
US81684763 Sep 20101 May 2012Micron Technology, Inc.Interconnects for packaged semiconductor devices and methods for manufacturing such devices
US818445331 Jul 200822 May 2012Amkor Technology, Inc.Increased capacity semiconductor package
US818857910 Dec 201029 May 2012Amkor Technology, Inc.Semiconductor device including leadframe having power bars and increased I/O
US818858419 Mar 201029 May 2012Amkor Technology, Inc.Direct-write wafer level chip scale package
US819872029 Nov 201012 Jun 2012Micron Technology, Inc.Microelectronic die packages with metal leads, including metal leads for stacked die packages, and associated systems and methods
US820275413 Jun 200619 Jun 2012Micron Technology, Inc.Packaged microelectronic devices recessed in support member cavities, and associated methods
US820321329 Jun 201019 Jun 2012Micron Technology, Inc.Methods for packaging microelectronic devices and microelectronic devices formed using such methods
US82279217 Nov 201124 Jul 2012Amkor Technology, Inc.Semiconductor package with increased I/O density and method of making same
US82479073 Feb 201121 Aug 2012Micron Technology, Inc.Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
US825323015 May 200828 Aug 2012Micron Technology, Inc.Disabling electrical connections using pass-through 3D interconnects and associated systems and methods
US82787518 Feb 20052 Oct 2012Micron Technology, Inc.Methods of adhering microfeature workpieces, including a chip, to a support member
US829427627 May 201023 Oct 2012Amkor Technology, Inc.Semiconductor device and fabricating method thereof
US829886626 Jan 201230 Oct 2012Amkor Technology, Inc.Wafer level package and fabrication method
US829960226 Oct 201030 Oct 2012Amkor Technology, Inc.Semiconductor device including leadframe with increased I/O
US83048662 Jun 20116 Nov 2012Amkor Technology, Inc.Fusion quad flat semiconductor package
US831828719 Jan 201127 Nov 2012Amkor Technology, Inc.Integrated circuit package and method of making the same
US831933218 May 201027 Nov 2012Micron Technology, Inc.Microelectronic devices having intermediate contacts for connection to interposer substrates, and associated methods of packaging microelectronic devices with intermediate contacts
US83193388 Jul 201027 Nov 2012Amkor Technology, Inc.Thin stacked interposer package
US832203116 Sep 20084 Dec 2012Micron Technology, Inc.Method of manufacturing an interposer
US83245116 Apr 20104 Dec 2012Amkor Technology, Inc.Through via nub reveal method and structure
US835430110 Jan 201115 Jan 2013Micron Technology, Inc.Packaged microdevices and methods for manufacturing packaged microdevices
US83616047 Jun 201029 Jan 2013Micron Technology, Inc.Methods and systems for releasably attaching support members to microfeature workpieces
US83675386 Oct 20105 Feb 2013Micron Technology, Inc.Partitioned through-layer via and associated systems and methods
US83901306 Jan 20115 Mar 2013Amkor Technology, Inc.Through via recessed reveal structure and method
US83999712 Jun 201019 Mar 2013Micron Technology, Inc.Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US840452110 Aug 201226 Mar 2013Micron Technology, Inc.Disabling electrical connections using pass-through 3D interconnects and associated systems and methods
US841058510 Mar 20062 Apr 2013Amkor Technology, Inc.Leadframe and semiconductor package made using the leadframe
US843202315 Jun 201130 Apr 2013Amkor Technology, Inc.Increased I/O leadframe and semiconductor device including same
US84405542 Aug 201014 May 2013Amkor Technology, Inc.Through via connected backside embedded circuit features structure and method
US844111017 May 201114 May 2013Amkor Technology, Inc.Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package
US844113217 Feb 201214 May 2013Micron Technology, Inc.Packaged microelectronic devices recessed in support member cavities, and associated methods
US844533030 Apr 201221 May 2013Micron Technology, Inc.Interconnects for packaged semiconductor devices and methods for manufacturing such devices
US845083919 Jan 201028 May 2013Micron Technology, Inc.Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
US848676426 Sep 201216 Jul 2013Amkor Technology, Inc.Wafer level package and fabrication method
US84874208 Dec 200816 Jul 2013Amkor Technology, Inc.Package in package semiconductor device with film over wire
US84874455 Oct 201016 Jul 2013Amkor Technology, Inc.Semiconductor device having through electrodes protruding from dielectric layer
US850154316 May 20126 Aug 2013Amkor Technology, Inc.Direct-write wafer level chip scale package
US85023537 Jun 20116 Aug 2013Micron Technology, Inc.Through-wafer interconnects for photoimager and memory wafers
US852532018 May 20113 Sep 2013Micron Technology, Inc.Microelectronic die packages with leadframes, including leadframe-based interposer for stacked die packages, and associated systems and methods
US85360461 Feb 201317 Sep 2013Micron TechnologyPartitioned through-layer via and associated systems and methods
US853648528 Apr 200617 Sep 2013Micron Technology, Inc.Systems and methods for forming apertures in microfeature workpieces
US85367028 Jun 201217 Sep 2013Micron Technology, Inc.Microelectronic die packages with metal leads, including metal leads for stacked die packages, and associated systems and methods
US855254829 Nov 20118 Oct 2013Amkor Technology, Inc.Conductive pad on protruding through electrode semiconductor device
US855836527 Sep 201115 Oct 2013Amkor Technology, Inc.Package in package device for RF transceiver module
US85757426 Apr 20095 Nov 2013Amkor Technology, Inc.Semiconductor device with increased I/O leadframe including power bars
US861027927 Jun 201117 Dec 2013Micron Technologies, Inc.Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods
US863797327 Mar 200728 Jan 2014Micron Technology, Inc.Packaged microelectronic components with terminals exposed through encapsulant
US864845027 Jan 201111 Feb 2014Amkor Technology, Inc.Semiconductor device including leadframe with a combination of leads and lands
US86645621 May 20064 Mar 2014Micron Technology, Inc.Systems and methods for forming apertures in microfeature workpieces
US866917911 Jul 201311 Mar 2014Micron Technology, Inc.Through-wafer interconnects for photoimager and memory wafers
US86806565 Jan 200925 Mar 2014Amkor Technology, Inc.Leadframe structure for concentrated photovoltaic receiver package
US868631317 Sep 20131 Apr 2014Micron Technology, Inc.System and methods for forming apertures in microfeature workpieces
US869163214 Jun 20138 Apr 2014Amkor Technology, Inc.Wafer level package and fabrication method
US870359927 Nov 201222 Apr 2014Micron Technology, Inc.Microelectronic devices having intermediate contacts for connection to interposer substrates, and associated methods of packaging microelectronic devices with intermediate contacts
US87043802 Sep 201022 Apr 2014Micron Technology, Inc.Methods for wafer-level packaging of microfeature devices and microfeature devices formed using such methods
US87106495 Sep 201329 Apr 2014Amkor Technology, Inc.Wafer level package and fabrication method
US87296823 May 201120 May 2014Amkor Technology, Inc.Conformal shield on punch QFN semiconductor package
US872971026 Apr 201120 May 2014Amkor Technology, Inc.Semiconductor package with patterning layer and method of making same
US874831127 Dec 201110 Jun 2014Micron Technology, Inc.Microelectronic devices and methods for filing vias in microelectronic devices
US877208626 Mar 20138 Jul 2014Micron Technology, Inc.Disabling electrical connections using pass-through 3D interconnects and associated systems and methods
US877294714 Jun 20128 Jul 2014Micron Technology, Inc.Methods for packaging microelectronic devices and microelectronic devices formed using such methods
US87915013 Dec 201029 Jul 2014Amkor Technology, Inc.Integrated passive device structure and method
US87965615 Oct 20095 Aug 2014Amkor Technology, Inc.Fan out build up substrate stackable package and method
US882315212 Jul 20112 Sep 2014Amkor Technology, Inc.Semiconductor device with increased I/O leadframe
US885383629 Oct 20127 Oct 2014Amkor Technology, Inc.Integrated circuit package and method of making the same
US88662727 Jun 201121 Oct 2014Micron Technology, Inc.Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US886938717 Mar 201028 Oct 2014Micron Technology, Inc.Methods for making microelectronic die systems
US890092318 Mar 20132 Dec 2014Micron Technology, Inc.Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US890099526 Jun 20132 Dec 2014Amkor Technology, Inc.Semiconductor device and manufacturing method thereof
US890674417 Sep 20139 Dec 2014Micron Technology, Inc.Microelectronic die packages with metal leads, including metal leads for stacked die packages, and associated systems and methods
US89220028 Jun 201030 Dec 2014Micron Technology, Inc.Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US89373813 Dec 200920 Jan 2015Amkor Technology, Inc.Thin stackable package and method
US895252229 Apr 201410 Feb 2015Amkor Technology, Inc.Wafer level package and fabrication method
US896330127 Dec 201324 Feb 2015Amkor Technology, Inc.Integrated circuit package and method of making the same
US897574514 May 201310 Mar 2015Micron Technology, Inc.Packaged microelectronic devices recessed in support member cavities, and associated methods
US89815724 Sep 201317 Mar 2015Amkor Technology, Inc.Conductive pad on protruding through electrode semiconductor device
US898788515 Jan 201324 Mar 2015Micron Technology, Inc.Packaged microdevices and methods for manufacturing packaged microdevices
US899949828 Jan 20137 Apr 2015Micron Technology, Inc.Methods and systems for releasably attaching support members to microfeature workpieces
US904829829 Mar 20122 Jun 2015Amkor Technology, Inc.Backside warpage control structure and fabrication method
US905411730 Dec 20149 Jun 2015Amkor Technology, Inc.Wafer level package and fabrication method
US906497312 Sep 201223 Jun 2015Micron Technology, Inc.Die attached to a support member by a plurality of adhesive members
US908283331 Jan 201314 Jul 2015Amkor Technology, Inc.Through via recessed reveal structure and method
US90995391 Mar 20114 Aug 2015Micron Technology, Inc.Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods
US912994329 Mar 20128 Sep 2015Amkor Technology, Inc.Embedded component package and fabrication method
US915967212 Apr 201313 Oct 2015Amkor Technology, Inc.Through via connected backside embedded circuit features structure and method
US91659109 Dec 201420 Oct 2015Micron Technology, Inc.Microelectronic die packages with metal leads, including metal leads for stacked die packages, and associated systems and methods
US91841182 May 201410 Nov 2015Amkor Technology Inc.Micro lead frame structure having reinforcing portions and method
US918414822 Oct 201410 Nov 2015Amkor Technology, Inc.Semiconductor package and method therefor
US920915822 Dec 20118 Dec 2015Micron Technology, Inc.Pass-through 3D interconnect for microelectronic dies and associated systems and methods
US921439119 Sep 200815 Dec 2015Micron Technology, Inc.Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
US92246768 Jan 201529 Dec 2015Amkor Technology, Inc.Integrated circuit package and method of making the same
US924038529 Dec 201419 Jan 2016Micron Technology, Inc.Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US927593913 Dec 20131 Mar 2016Amkor Technology, Inc.Semiconductor device including leadframe with a combination of leads and lands and method
US928124121 Aug 20128 Mar 2016Micron Technology, Inc.Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
US929336729 Aug 201122 Mar 2016Micron Technology, Inc.Conductive interconnect structures and formation methods using supercritical fluids
US932461429 Oct 201226 Apr 2016Amkor Technology, Inc.Through via nub reveal method and structure
US93246762 Dec 201426 Apr 2016Micron Technology, Inc.Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US93433687 Jul 201417 May 2016Micron Technology, Inc.Disabling electrical connections using pass-through 3D interconnects and associated systems and methods
US936214120 May 20137 Jun 2016Micron Technology, Inc.Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
US93622087 Aug 20157 Jun 2016Micron Technology, Inc.Packaged semiconductor components having substantially rigid support members and methods of packaging semiconductor components
US936221010 Feb 20137 Jun 2016Amkor Technology, Inc.Leadframe and semiconductor package made using the leadframe
US94066459 Jun 20152 Aug 2016Amkor Technology, Inc.Wafer level package and fabrication method
US941887228 Jan 201416 Aug 2016Micron Technology, Inc.Packaged microelectronic components
US94313235 Feb 201530 Aug 2016Amkor Technology, Inc.Conductive pad on protruding through electrode
US94524921 Apr 201427 Sep 2016Micron Technology, Inc.Systems and methods for forming apertures in microfeature workpieces
US950863130 Dec 201529 Nov 2016Amkor Technology, Inc.Semiconductor device including leadframe with a combination of leads and lands and method
US95432355 Oct 201510 Jan 2017Amkor Technology, Inc.Semiconductor package and method therefor
US95703501 Jul 201514 Feb 2017Micron Technology, Inc.Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods
US95955046 Apr 201514 Mar 2017Micron Technology, Inc.Methods and systems for releasably attaching support members to microfeature workpieces
US96079302 May 201628 Mar 2017Micron Technologies, Inc.Disabling electrical connections using pass-through 3D interconnects and associated systems and methods
US963148114 Oct 201625 Apr 2017Amkor Technology, Inc.Semiconductor device including leadframe with a combination of leads and lands and method
US96534209 Jun 201416 May 2017Micron Technology, Inc.Microelectronic devices and methods for filling vias in microelectronic devices
US965344413 Oct 201516 May 2017Micron Technology, Inc.Microelectronic die packages with metal leads, including metal leads for stacked die packages, and associated systems and methods
US967312229 Aug 20156 Jun 2017Amkor Technology, Inc.Micro lead frame structure having reinforcing portions and method
US96917347 Dec 200927 Jun 2017Amkor Technology, Inc.Method of forming a plurality of electronic component packages
US97047256 Mar 201211 Jul 2017Amkor Technology, Inc.Semiconductor device with leadframe configured to facilitate reduced burr formation
US97681212 May 201619 Sep 2017Micron Technology, Inc.Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
US98124153 Oct 20147 Nov 2017Micron Technology, Inc.Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US20020056892 *14 Jan 200216 May 2002Corisis David J.Semiconductor package
US20020175399 *13 Mar 200228 Nov 2002James Stephen L.Packaged microelectronic devices with pressure release elements and methods for manufacturing and using such packaged microelectronic devices
US20030020146 *22 May 200230 Jan 2003Yee Jae HakSemiconductor package and method of making using leadframe having lead locks to secure leads to encapsulant
US20030029633 *7 Oct 200213 Feb 2003Ahmad Syed SajidInterconnecting substrates for electrical coupling of microelectronic components
US20030042581 *30 Aug 20016 Mar 2003Fee Setho SingPackaged microelectronic devices and methods of forming same
US20030071338 *30 Oct 200217 Apr 2003Jeung Boon SuanApparatus and method for leadless packaging of semiconductor devices
US20030071341 *30 Oct 200217 Apr 2003Jeung Boon SuanApparatus and method for leadless packaging of semiconductor devices
US20030080403 *30 Oct 20021 May 2003Jeung Boon SuanApparatus and method for leadless packaging of semiconductor devices
US20030106709 *7 Oct 200212 Jun 2003Ahmad Syed SajidInterconnecting substrates for electrical coupling of microelectronic components
US20030109083 *7 Oct 200212 Jun 2003Ahmad Syed SajidInterconnecting substrates for electrical coupling of microelectronic components
US20030197290 *16 May 200323 Oct 2003Crowley Sean TimothyStackable semiconductor package and method for manufacturing same
US20030209831 *17 Mar 200313 Nov 2003Williams Vernon M.Method and apparatus for packaging microelectronic substrates
US20030211660 *8 Apr 200313 Nov 2003Micron Technology, Inc.BOC BGA package for die with I-shaped bond pad layout
US20040012928 *10 Jun 200322 Jan 2004Samsung Electronics Co.High-power ball grid array package, heat spreader used in the BGA package and method for manufacturing the same
US20040017012 *11 Jul 200329 Jan 2004Yuichiro YamadaSemiconductor chip, wiring board and manufacturing process thereof as well as semiconductor device
US20040026776 *8 Aug 200212 Feb 2004Brand Joseph M.Microelectronic devices and methods for manufacturing and operating packaged microelectronic device assemblies
US20040031621 *29 Aug 200219 Feb 2004Heng Puah KiaPackaged microelectronic component assemblies
US20040035917 *22 Aug 200226 Feb 2004Michel KoopmansApparatus and method for depositing and reflowing solder paste on a microelectronic workpiece
US20040038447 *21 Aug 200226 Feb 2004Corisis David JPackaged microelectronic devices and methods for assembling microelectronic devices
US20040041271 *29 Aug 20024 Mar 2004Storli Farrah J.Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods
US20040065905 *7 Oct 20038 Apr 2004Jong Sik PaekSemiconductor package and method for manufacturing the same
US20040100772 *18 Dec 200227 May 2004Chye Lim ThiamPackaged microelectronic component assemblies
US20040150086 *23 Jan 20045 Aug 2004Lee Tae HeonSemiconductor package having reduced thickness
US20040155331 *11 Feb 200312 Aug 2004Blaine ThurgoodPackaged microelectronic devices and methods for packaging microelectronic devices
US20040173899 *28 Apr 20039 Sep 2004Peng Neo CheeMicroelectronic component assemblies employing lead frames having reduced-thickness inner lengths
US20040178495 *28 Aug 200316 Sep 2004Yean Tay WuuMicroelectronic devices and methods for packaging microelectronic devices
US20040183207 *28 Jan 200423 Sep 2004Jeung Boon SuanMulti-substrate microelectronic packages and methods for manufacture
US20040188820 *5 Apr 200430 Sep 2004Corisis David JPackaged microelectronic devices and methods for assembling microelectronic devices
US20040191964 *5 Apr 200430 Sep 2004Heng Puah KiaPackaged microelectronic component assemblies
US20040214373 *22 Apr 200328 Oct 2004Tongbi JiangPackaged microelectronic devices and methods for packaging microelectronic devices
US20050012185 *17 Aug 200420 Jan 2005Peng Neo CheeMicroelectronic component assemblies employing lead frames having reduced-thickness inner lengths
US20050012227 *17 Aug 200420 Jan 2005Bolken Todd O.Semiconductor assembly encapsulation mold and method for forming same
US20050019988 *24 Aug 200427 Jan 2005Tongbi JiangMethod and apparatus for attaching microelectronic substrates and support members
US20050023655 *30 Aug 20043 Feb 2005Fee Setho SingPackaged microelectronic devices and methods of forming same
US20050026325 *19 Aug 20043 Feb 2005Koon Eng MeowPackaged microelectronic components
US20050032294 *2 Sep 200410 Feb 2005Storli Farrah J.Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods
US20050056919 *20 Oct 200417 Mar 2005Cobbley Chad A.Packaged microelectronic devices with interconnecting units and methods for manufacturing and using the interconnecting units
US20050085006 *15 Oct 200321 Apr 2005Voelz James L.Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods
US20050092810 *14 Dec 20045 May 2005Michel KoopmansApparatus and method for depositing and reflowing solder paste on a microelectronic workpiece
US20050093174 *5 Apr 20045 May 2005Seng Eric T.S.Reduced footprint packaged microelectronic components and methods for manufacturing such microelectronic components
US20050104171 *13 Nov 200319 May 2005Benson Peter A.Microelectronic devices having conductive complementary structures and methods of manufacturing microelectronic devices having conductive complementary structures
US20050167822 *24 Mar 20054 Aug 2005Micron Technology, Inc.Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods
US20050247039 *28 Apr 200510 Nov 2005Textron Inc.Disposable magnetic bedknife
US20050247894 *5 May 200410 Nov 2005Watkins Charles MSystems and methods for forming apertures in microfeature workpieces
US20050280164 *4 Aug 200522 Dec 2005Micron Technology, Inc.Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods
US20060006534 *21 Jul 200512 Jan 2006Yean Tay WMicroelectronic devices and methods for packaging microelectronic devices
US20060017177 *30 Aug 200426 Jan 2006Seng Eric T SMicroelectronic component assemblies with recessed wire bonds and methods of making same
US20060030150 *11 Oct 20059 Feb 2006Micron Technology, Inc.Packaged microelectronic devices and methods for packaging microelectronic devices
US20060035503 *15 Aug 200516 Feb 2006Seng Eric T SInvertible microfeature device packages and associated methods
US20060040422 *16 Aug 200523 Feb 2006Micron Technology, Inc.Microelectronic devices and methods for manufacturing and operating packaged microelectronic device
US20060042952 *24 Aug 20042 Mar 2006Oliver Steven DMethods for forming interconnects in vias and microelectronic workpieces including such interconnects
US20060046346 *1 Sep 20042 Mar 2006Benson Peter AMethods for packaging microfeature devices and microfeature devices formed by such methods
US20060162850 *24 Jan 200527 Jul 2006Micron Technology, Inc.Methods and apparatus for releasably attaching microfeature workpieces to support members
US20060177970 *8 Feb 200510 Aug 2006Micron Technology, Inc.Methods of Adhering Microfeature Workpieces, Including A Chip, To A Support Member
US20060180907 *11 Apr 200617 Aug 2006Micron Technology, Inc.Packaged microelectronic devices with pressure release elements and methods for manufacturing and using such packaged microelectonic devices
US20060186097 *28 Apr 200624 Aug 2006Micron Technology, Inc.Systems and methods for forming apertures in microfeature workpieces
US20060191882 *1 May 200631 Aug 2006Micron Technology, Inc.Systems and methods for forming apertures in microfeature workpieces
US20060205116 *9 May 200614 Sep 2006Micron Technology, Inc.Methods for packaging microfeature devices and microfeature devices formed by such methods
US20060216862 *9 May 200628 Sep 2006Micron Technology, Inc.Microelectronic devices, methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices
US20060261498 *17 May 200523 Nov 2006Micron Technology, Inc.Methods and apparatuses for encapsulating microelectronic devices
US20060264041 *28 Jul 200623 Nov 2006Micron Technology, Inc.Microelectronic devices, methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices
US20060292858 *26 Jul 200628 Dec 2006Micron Technology, Inc.Techniques to create low K ILD for beol
US20070018337 *30 Jun 200625 Jan 2007Micron Technology, Inc.Method and apparatus for attaching microelectronic substrates and support members
US20070020811 *30 Jun 200625 Jan 2007Micron Technology, Inc.Method and apparatus for attaching microelectronic substrates and support members
US20070031998 *12 Oct 20068 Feb 2007Micron Technology, Inc.Method and apparatus for removing encapsulating material from a packaged microelectronic device
US20070036932 *24 Oct 200615 Feb 2007Micron Technology, Inc.Methods for releasably attaching support members to microfeature workpieces and microfeature assemblies formed using such methods
US20070040273 *26 Oct 200622 Feb 2007Micron Technology, Inc.Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods
US20070045807 *1 Sep 20051 Mar 2007Micron Technology, Inc.Microelectronic devices and methods for manufacturing microelectronic devices
US20070045865 *1 Sep 20051 Mar 2007Tang Sanh DMicrofeature workpieces and methods of forming a redistribution layer on microfeature workpieces
US20070045872 *31 Aug 20051 Mar 2007Fee Setho SMicroelectronic devices having intermediate contacts for connection to interposer substrates, and associated methods of packaging microelectronic devices with intermediate contacts
US20070045875 *30 Aug 20051 Mar 2007Micron Technology, Inc.Methods for wafer-level packaging of microfeature devices and microfeature devices formed using such methods
US20070063335 *5 Sep 200622 Mar 2007Micron Technology, Inc.Packaged microelectronic devices with interconnecting units and methods for manufacturing and using the interconnecting units
US20070066040 *21 Nov 200622 Mar 2007Micron Technology, Inc.Microfeature workpieces and methods of forming a redistribution layer on microfeature workpieces
US20070084633 *21 Sep 200519 Apr 2007Tyco Electronic CorporationElectromagnetic relay with noise reducing sealant
US20070128737 *15 Nov 20067 Jun 2007Micron Technology, Inc.Microelectronic devices and methods for packaging microelectronic devices
US20070148820 *22 Dec 200528 Jun 2007Micron Technology, Inc.Microelectronic devices and methods for manufacturing microelectronic devices
US20070155048 *26 Apr 20065 Jul 2007Micron Technology, Inc.Methods for packaging microelectronic devices and microelectronic devices formed using such methods
US20070181989 *1 May 20069 Aug 2007Micron Technology, Inc.Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
US20070228577 *13 Jun 20064 Oct 2007Micron Technology, Inc.Packaged microelectronic devices recessed in support member cavities, and associated methods
US20070241078 *14 Mar 200618 Oct 2007Micron Technology, Inc.Methods for releasably attaching support members to microfeature workpieces
US20070258215 *16 Jul 20078 Nov 2007Samsung Electronics Co., Ltd.High-power ball grid array package, heat spreader used in the bga package and method for manufacturing the same
US20070262436 *12 May 200615 Nov 2007Micron Technology, Inc.Microelectronic devices and methods for manufacturing microelectronic devices
US20080012110 *23 Aug 200617 Jan 2008Micron Technology, Inc.Microelectronic packages with leadframes, including leadframes configured for stacked die packages, and associated systems and methods
US20080048316 *25 Aug 200628 Feb 2008Micron Technology, Inc.Packaged microdevices and methods for manufacturing packaged microdevices
US20080050901 *23 Aug 200628 Feb 2008Micron Technology, Inc.Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US20080050911 *28 Aug 200628 Feb 2008Micron Technology, Inc.Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods
US20080067642 *27 Mar 200720 Mar 2008Micron Technology, Inc.Packaged microelectronic components
US20080099917 *26 Dec 20071 May 2008Micron Technology, Inc.Packaged microelectronic devices and methods for packaging microelectronic devices
US20080128900 *24 Jan 20075 Jun 2008Micron Technology, Inc.Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US20080132006 *8 Feb 20085 Jun 2008Micron Technology, Inc.Packaged microelectronic devices and methods for packaging microelectronic devices
US20080164298 *20 Mar 200810 Jul 2008Micron Technology, Inc.Apparatus and method for depositing and reflowing solder paste on a microelectronic workpiece
US20080164591 *12 Mar 200810 Jul 2008Micron Technology, Inc.Microelectronic component assemblies with recessed wire bonds and methods of making same
US20080206930 *23 Feb 200728 Aug 2008Micron Technology, Inc.Systems and methods for compressing an encapsulant adjacent a semiconductor workpiece
US20080224291 *13 Mar 200718 Sep 2008Micron Technology, Inc.Packaged semiconductor components having substantially rigid support members and methods of packaging semiconductor components
US20080224329 *13 Mar 200718 Sep 2008Micron Technology, Inc.Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US20080305576 *7 Jun 200711 Dec 2008Cheemen YuMethod of reducing warpage in semiconductor molded panel
US20090008144 *16 Sep 20088 Jan 2009Micron Technology, Inc.Slanted vias for electrical circuits on circuit boards and other substrates
US20090014859 *31 Aug 200715 Jan 2009Micron Technology, Inc.Interconnects for packaged semiconductor devices and methods for manufacturing such devices
US20090026600 *28 Sep 200729 Jan 2009Micron Technology, Inc.Microelectronic die packages with metal leads, including metal leads for stacked die packages, and associated systems and methods
US20090045489 *24 Oct 200719 Feb 2009Micron Technology, Inc.Microelectronic die packages with leadframes, including leadframe-based interposer for stacked die packages, and associated systems and methods
US20090166842 *6 Mar 20092 Jul 2009Hyung Ju LeeLeadframe for semiconductor package
US20090166846 *28 Dec 20072 Jul 2009Micron Technology, Inc.Pass-through 3d interconnect for microelectronic dies and associated systems and methods
US20090283898 *15 May 200819 Nov 2009Janzen Jeffery WDisabling electrical connections using pass-through 3d interconnects and associated systems and methods
US20100052183 *10 Nov 20094 Mar 2010Micron Technology, Inc.Microfeature workpiece substrates having through-substrate vias, and associated methods of formation
US20100173454 *17 Mar 20108 Jul 2010Micron Technology, Inc.Microelectronic packages with leadframes, including leadframes configured for stacked die packages, and associated systems and methods
US20100224989 *18 May 20109 Sep 2010Micron Technology, Inc.Microelectronic devices having intermediate contacts for connection to interposer substrates, and associated methods of packaging microelectronic devices with intermediate contacts
US20100237494 *8 Jun 201023 Sep 2010Micron Technology, Inc.Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US20100237510 *2 Jun 201023 Sep 2010Micron Technology, Inc.Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US20100247875 *7 Jun 201030 Sep 2010Micron Technology, Inc.Methods and systems for releasably attaching support members to microfeature workpieces
US20100255636 *16 Jun 20107 Oct 2010Micron Technology, Inc.Packaged semiconductor components having substantially rigid support members and methods of packaging semiconductor components
US20100276814 *29 Jun 20104 Nov 2010Micron Technology, Inc.Methods for packaging microelectronic devices and microelectronic devices formed using such methods
US20100317190 *23 Aug 201016 Dec 2010Micron Technology, Inc.Conductive interconnect structures and formation methods using supercritical fluids
US20100327462 *2 Sep 201030 Dec 2010Micron Technology, Inc.Methods for wafer-level packaging of microfeature devices and microfeature devices formed using such methods
US20100330749 *3 Sep 201030 Dec 2010Micron Technology, Inc.Interconnects for packaged semiconductor devices and methods for manufacturing such devices
US20110068454 *29 Nov 201024 Mar 2011Micron Technology, Inc.Microelectronic die packages with metal leads, including metal leads for stacked die packages, and associated systems and methods
US20110104857 *10 Jan 20115 May 2011Micron Technology, Inc.Packaged microdevices and methods for manufacturing packaged microdevices
US20110163443 *12 Jul 20107 Jul 2011Round Rock Research, LlcMethods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods
US20110169154 *21 Mar 201114 Jul 2011Micron Technology, Inc.Microelectronic devices and methods for manufacturing microelectronic devices
US20110215453 *18 May 20118 Sep 2011Micron Technology, Inc.Microelectronic die packages with leadframes, including leadframe-based interposer for stacked die packages, and associated systems and methods
US20110233740 *7 Jun 201129 Sep 2011Micron Technology, Inc.Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US20120086003 *23 Sep 201112 Apr 2012Sung-Kyu ParkSemiconductor device and test system for the semiconductor device
Classifications
U.S. Classification174/534, 174/541, 438/124, 257/666, 257/E23.004, 257/786
International ClassificationH01L21/44, H01L21/48, H01L21/78, H01L23/31, H01L23/13, H01L21/56
Cooperative ClassificationH01L2224/85207, H01L2924/181, H01L2924/15787, H01L2924/14, H01L2924/01013, H01L23/3121, H01L24/48, H01L2924/01014, H01L24/97, H01L21/4807, H01L2924/01023, H01L2224/48091, H01L2224/05647, H01L2924/00014, H01L2924/01006, H01L21/78, H01L2224/05644, H01L2924/15184, H01L2924/01029, H01L2224/48464, H01L21/56, H01L21/565, H01L2224/48235, H01L2924/01079, H01L2224/48227, H01L21/561, H01L2924/15311, H01L23/13, H01L21/481, H01L2224/97, H01L23/3128, H01L21/6835, H01L2924/12041
European ClassificationH01L24/97, H01L21/56M, H01L21/78, H01L23/31H2, H01L21/48B3, H01L24/48, H01L21/56, H01L21/683T, H01L23/31H2B, H01L21/48B2, H01L23/13, H01L21/56B
Legal Events
DateCodeEventDescription
12 Nov 1998ASAssignment
Owner name: MICRON TECHNOLOGY, INC., IDAHO
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CORISIS, DAVID;REEL/FRAME:009597/0271
Effective date: 19981109
30 Jun 2004FPAYFee payment
Year of fee payment: 4
22 Jul 2008FPAYFee payment
Year of fee payment: 8
11 Jul 2012FPAYFee payment
Year of fee payment: 12
12 May 2016ASAssignment
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN
Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001
Effective date: 20160426
2 Jun 2016ASAssignment
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL
Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001
Effective date: 20160426
8 Jun 2017ASAssignment
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN
Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001
Effective date: 20160426