US6181219B1 - Printed circuit board and method for fabricating such board - Google Patents

Printed circuit board and method for fabricating such board Download PDF

Info

Publication number
US6181219B1
US6181219B1 US09/204,118 US20411898A US6181219B1 US 6181219 B1 US6181219 B1 US 6181219B1 US 20411898 A US20411898 A US 20411898A US 6181219 B1 US6181219 B1 US 6181219B1
Authority
US
United States
Prior art keywords
dielectric
conductive via
impedance
transmission line
printed circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09/204,118
Inventor
Mark W. Gailus
Philip T. Stokoe
Thomas S. Cohen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Amphenol Corp
Original Assignee
Teradyne Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Teradyne Inc filed Critical Teradyne Inc
Assigned to TERADYNE, INC. reassignment TERADYNE, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: COHEN, THOMAS S., GAILUS, MARK W., STOKOE, PHILIP T.
Priority to US09/204,118 priority Critical patent/US6181219B1/en
Priority to CA002352820A priority patent/CA2352820A1/en
Priority to AT99962969T priority patent/ATE262775T1/en
Priority to JP2000586144A priority patent/JP4743965B2/en
Priority to PCT/US1999/028488 priority patent/WO2000033624A1/en
Priority to DE69915874T priority patent/DE69915874T2/en
Priority to CNB99813967XA priority patent/CN1199528C/en
Priority to AU19300/00A priority patent/AU1930000A/en
Priority to EP99962969A priority patent/EP1138180B1/en
Publication of US6181219B1 publication Critical patent/US6181219B1/en
Application granted granted Critical
Assigned to AMPHENOL CORPORATION reassignment AMPHENOL CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TERADYNE, INC.
Priority to JP2007102789A priority patent/JP4669496B2/en
Priority to JP2010237237A priority patent/JP2011040785A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/115—Via connections; Lands around holes or via connections
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0237—High frequency adaptations
    • H05K1/024—Dielectric details, e.g. changing the dielectric material around a transmission line
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09372—Pads and lands
    • H05K2201/09472—Recessed pad for surface mounting; Recessed electrode of component
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09718—Clearance holes
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09845—Stepped hole, via, edge, bump or conductor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007—Types of components
    • H05K2201/10189—Non-printed connector
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431—Details of mounted components
    • H05K2201/1059—Connections made by press-fit insertion
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/04—Soldering or other types of metallurgic bonding
    • H05K2203/0455—PTH for surface mount device [SMD], e.g. wherein solder flows through the PTH during mounting
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/306—Lead-in-hole components, e.g. affixing or retention before soldering, spacing means
    • H05K3/308—Adaptations of leads
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3421—Leaded components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections
    • H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers

Definitions

  • This invention relates generally to printed circuit boards and manufacturing methods and particularly to printed circuit boards adapted to carry signals having very high data rates.
  • printed circuit boards are used to couple data among electrical components mounted on a surface of such board. This data is coupled through signal conductors disposed at various levels in the board.
  • the board also carries reference potentials, such as ground and component supply voltages.
  • reference potential conductive planes are interspersed between the levels of signal conductors.
  • conductive vias are provided which pass from the surface of the board to the interior region thereof for connection to the signal conductors. These vias form what are sometimes called “signal launches.” Further, in many cases it is necessary to electrically connect components on one printed circuit board to components on another printed circuit board. This is typically done with an electric connector assembly.
  • the connector assembly has two parts, each part mounted to a corresponding one of the printed circuit boards. Thus, when it is desired to connect one board to the other board, the connector parts are plugged into one another.
  • the data rates of the signals propagating through printed circuit boards are ever increasing. As such data rates increase, it is necessary to improve the efficiency of the electrical coupling of the data passing through one of the printed circuit boards to the other printed circuit board. More particularly, the signal conductor, reference potential plane or layer, and portions of the dielectric of the board therebetween form a transmission line having a predetermined impedance, typically 50 ohms. The effect of the via provides an impedance mismatch to the impedance of the transmission line. One technique used to compensate for this impedance mismatch is to provide compensation elements in the connector.
  • a printed circuit board having a conductive via passing from a surface of a dielectric into an interior region of the dielectric.
  • a reference potential layer is disposed in the interior region of the dielectric parallel to the surface.
  • a signal conductor is disposed in the dielectric parallel to the reference potential layer to provide a transmission line having a predetermined impedance.
  • the conductive via is configured to provide an impedance to the transmission line substantially matched to the impedance of the transmission line.
  • impedance matching is provided internal to the printed circuit board thereby enabling connection of such board to another board with reduced reflections caused by the impedance mismatch through the connector launch.
  • matching the average impedance of an interconnect to the impedance of the board can limit performance of an interconnect, particularly for high frequency signals.
  • vias with impedance that is more similar to the impedance of the printed circuit board.
  • a printed circuit board having a conductive via passing from a surface of a dielectric into an interior region of the dielectric.
  • the conductive via has a wider region at a surface region of the dielectric than at an interior region of the dielectric.
  • a reference potential layer is disposed in the interior region of the dielectric.
  • a signal conductor is disposed in the dielectric parallel to the reference potential layer to provide a transmission line having a predetermined impedance.
  • the signal conductor is connected to the conductive via.
  • the conductive via is configured to provide an impedance to the transmission line substantially matched to the impedance of the transmission line. More particularly, the wider, surface portion of the hollow conductive via is selected to accommodate a terminal pin of the connector while the narrower, interior portion of the conductive via is selected for impedance matching.
  • a printed circuit board having a conductive via passing from a surface of a dielectric into an interior region of the dielectric.
  • the conductive via has a wider region at a surface region of the dielectric than at an interior region of the dielectric.
  • a plurality of different levels of reference potential layers is disposed in the interior region of the dielectric and parallel to the surface. The plurality of layers have edges terminating at different distances from the conductive via.
  • a printed circuit board assembly having a pair of printed circuit boards.
  • Each one of the boards has a conductive via passing from a surface of a dielectric into an interior region of the dielectric.
  • Each one of the printed circuit boards has a reference potential layer and a signal conductor disposed in the dielectric thereof parallel to the reference potential layer thereof to provide a transmission line having a predetermined impedance.
  • the signal conductor of each one of the boards is connected to the conductive via thereof.
  • the conductive via in each one of the boards is configured to provide an impedance to the transmission line thereof substantially matched to the impedance of the transmission line thereof.
  • a first electrical connector having a signal contact connected to the conductive via of one of the boards and a second electrical connector having a signal contact connected to the conductive via of the other one of the boards.
  • the first signal contact of the first electrical conductor is adapted for electrical connection to the second contact of the second electrical connector.
  • a pair of printed circuit boards are electrically interconnected through an electrical connector.
  • Each one of the printed circuit boards has a conductive via passing from a surface of a dielectric into an interior region of the dielectric.
  • a reference potential layer is disposed in the interior region of the dielectric parallel to the surface.
  • a signal conductor is disposed in the dielectric parallel to the reference potential layer to provide a transmission line having a predetermined impedance.
  • the conductive via is configured to provide an impedance to the transmission line substantially matched to the impedance of the transmission line.
  • the impedance from one of the boards through the electrical connector to the other one of the boards is substantially constant.
  • a method for fabricating a printed circuit board. The method includes determining an impedance of a transmission line in a printed circuit board, such transmission line having a signal conductor separated by a reference potential layer by a portion of a dielectric; and determining a configuration of a conductive via in the dielectric passing from a surface of the dielectric to an interior region of the dielectric, and connected to the signal conductor, to provide the transmission line with a termination impedance substantially matched to the impedance of the transmission line.
  • a method for fabricating a printed circuit board includes determining an impedance of a transmission line in a printed circuit board, such transmission line having a signal conductor separated by a reference potential layer by a portion of a dielectric; and determining a configuration of a conductive via having a wider region at a surface region of the dielectric than at an interior region of the dielectric, and connected to the signal conductor, to provide the transmission line with a termination impedance substantially matched to the impedance of the transmission line.
  • a method for fabricating a printed circuit board includes determining an impedance of a transmission line in the printed circuit board, such transmission line having a signal conductor separated by a reference potential layer by a portion of a dielectric; and determining a distance between a conductive via in the dielectric passing from a surface of the dielectric to an interior region of the dielectric, and connected to the signal conductor, and an edge of the reference potential layer to provide the transmission line with a termination impedance substantially matched to the impedance of the transmission line.
  • FIG. 1 is an exploded, cross-sectional sketch of a printed circuit board assembly according to the invention
  • FIG. 2 is an assembled, cross-sectional sketch of a printed circuit board assembly of FIG. 1, according to the invention
  • FIG. 3 is an enlarged view of a portion of the assembly of FIG. 2, such portion being enclosed in circle 3 — 3 of FIG. 2;
  • FIG. 4 is an enlarged view of another portion of the assembly of FIG. 2, such portion being enclosed in circle 4 — 4 of FIG. 2;
  • FIG. 5 is a graph used in understanding a method of designing a printed circuit board according to the invention.
  • the assembly includes a pair of multi-level printed circuit boards 12 , 14 ; one typically being a backplane printed circuit board 12 and the other a daughtercard printed circuit board 14 .
  • Each one of the boards 12 , 14 includes a dielectric 16 having in the interior region 17 thereof, a plurality of electrical conductors 18 disposed in various levels of the board, an exemplary one of such levels of signal conductors 18 being shown in detail in FIGS. 3 and 4.
  • Disposed between levels of the electrical conductors 18 are reference potential layers, or sheets 20 of electrically conductive material.
  • These reference potential layers 20 are used to provide ground potential or reference voltages to electrical components, not shown, mounted on the surface of the printed circuit board 12 , 14 .
  • Conductive vias 22 pass from the surface 24 of the dielectric 16 into the interior region 17 of the dielectric 16 .
  • the electrical conductor 18 is connected to the conductive via 22 , as shown.
  • a plurality of reference potential layers 20 is disposed in the dielectric 16 between, and parallel to, the electrical conductors 18 . These reference potential layers 20 also provide electric shielding between the signal conductor 18 disposed between a pair of the reference potential layers 20 . It is noted that a reference potential layer 20 , the underlying signal conductor 18 and the portion of the dielectric 16 therebetween provide a microstrip transmission line 25 having a predetermined impedance, such as 50 ohms. It is also noted that the signal conductor 18 is connected to the conductive via 22 . Here, the conductive via 22 is configured to provide a termination impedance to the microstrip transmission line 25 substantially matched to the impedance of the microstrip transmission line 25 .
  • the shape of the conductive via 22 and the separation between conductive via 22 and the edges 48 of the reference potential layers 20 are selected to terminate the microstrip transmission line 25 formed by such conductive sheet 20 , the conductor 18 , and the portion of the dielectric 16 therebetween into a matched load, i.e., into a termination impedance matched to the impedance of such microstrip transmission line 25 thereby maximizing the efficiency of the transfer of the data on the signal conductor 18 to the conductive via 22 .
  • a test board was constructed using the configuration of FIG. 4 .
  • the board had a thickness of 0.222 inches.
  • the wider portion 29 of via 22 had a diameter of 0.026 inches, with an inside diameter, after application of a conductive layer on the surfaces of the hole, of 0.022 inches.
  • the hole was formed to a depth of 0.025 inches.
  • the narrower portion 31 of via 22 had a diameter of 0.014.
  • the distance S 1 and S 2 were set at 0.013 inches and 0.0215, respectively.
  • the impedance of the via was measured for signals having a rise time of 100 psec.
  • the impedance was measured to be 45.3 ohms, which was within 10% of the target value of 50 ohms.
  • a separate via was manufactured on the board with a constant diameter and with the setback to the ground plane being uniform at 0.013 inches. This via had a measured impedance of 35 ohms.
  • the assembly 10 (FIGS. 1 and 2) includes an electrical connector assembly 30 having a pair of electrical connectors 32 , 34 .
  • the electrical connector 34 has a plurality of signal contacts 38 connected to the conductive vias 22 of one of the boards, here the backplane printed circuit board 12 .
  • An electrical connector 32 has signal contacts 36 connected to the conductive via 22 of the other one of the boards, here the daughtercard printed circuit board 14 .
  • the signal contacts 36 of the electrical connector 32 are adapted for electrical connection to the contacts 38 of the electrical connector 34 , in a conventional manner, as shown, to electrically interconnect the printed circuit boards 12 , 14 .
  • such conductive via 22 passes from the surface 24 of the dielectric 16 into an interior region 17 of the dielectric 16 .
  • the conductive via 22 is hollow having an upper surface portion 29 wider than the lower interior portion 31 .
  • the upper portion 29 has a width selected to receive a terminal pin 40 of the connector 32 .
  • two types of such terminal pins 40 are shown.
  • the terminal pin 40 for the via 22 in the backplane printed circuit board 12 (FIG.
  • the terminal pin 40 for the via 22 in the backplane printed circuit board 12 is a pin 40 which is inserted into the wider surface portion 29 of the via 22 and then the wider surface portion 29 of the via 22 is filed with solder 43 .
  • the connection between the signal conductor 18 and the terminal pin 40 of each connector 32 , 34 is called a signal launch.
  • a plurality of reference potential layers 20 is disposed in the interior region 17 of the dielectric 16 parallel to the surface 24 .
  • the layers 20 have edges 48 terminating adjacent to the conductive via 22 .
  • the distance S 1 between the edges 48 and the sides of the conductive via 22 are typically selected by the printed circuit board manufacture to be some minimum distance to provide a degree of tolerance which will prevent an inadvertent short circuit between the conductive via 22 and the reference potential layer 20 .
  • the same minimum distance S 1 is used along the entire interior 17 depth of the dielectric 16 .
  • the distance S 1 is 0.013′′ inches.
  • the distance S 2 between the edges 48 of the reference potential layers 30 and the sides of the conductive via 22 are selected, as noted above, to terminate the microstrip transmission line 25 formed by such conductive sheet 20 , the conductor 18 and the portion of the dielectric 16 therebetween into a matched load, i.e., into a termination impedance matched to the impedance of such microstrip transmission line 25 thereby maximizing the efficiency of the transfer of the data on the signal conductor 18 to the conductive via 22 .
  • the plurality of reference potential layers 20 have edges 48 that terminate at different predetermined distances S 1 , S 2 from the conductive via 22 .
  • the edges 48 of the reference potential layers 20 adjacent the lower interior region 31 of the dielectric 16 are separated from the conductive via 22 a distance S 2 that is greater than the minimum clearance distance S 1 of the reference potential layers 20 adjacent the wider surface portion 29 of the conductive via 22 .
  • the distance S 2 is selected to reduce the capacitance between the edges 48 of the reference potential layers 20 and the conductive via 22 .
  • S 2 cannot be made arbitrarily large because of the loss of shielding between a pair of signal conductors 18 disposed on either side of such reference potential layer 20 .
  • the vias 22 in both the backplane printed circuit board 12 and the daughtercard printed circuit board 14 are selected so that the microstrip transmission lines 25 in each of such boards 12 , 14 are terminated in impedance matched to such microstrip transmission lines 25 .
  • an electrical connector assembly constructed as a transmission line having an impedance matched to the impedance of the microstrip transmission lines 25 in each of the printed circuit boards 12 , 14
  • data on the signal conductors 18 transfer between the printed circuit boards 12 , 14 though the connector assembly 30 with maximum efficiency if the connector is designed with an impedance that closely matches the impedance of the signal traces in the printed circuit boards.
  • the impedance from one of the boards through the electrical connector to the other one of the boards is substantially constant.
  • the wider, surface portion 29 of the hollow conductive via is selected to accommodate the terminal pin 40 while the narrower, interior portion 31 of the conductive via is selected for impedance matching termination of the microstrip transmission line 25 .
  • a method for configuring the conductive vias 22 includes determining an impedance of the transmission lines 25 in the printed circuit boards 12 , 14 , for example with a conventional time domain reflectometer.
  • the transmission line 25 has a signal conductor 18 separated by a reference potential layer 20 by a portion of a dielectric 16 .
  • the configuration of the conductive via 22 i.e., the width of the width surface portion 29 , the depth of the width surface portion 29 and the width of the narrower interior portion 31 are selected
  • the configuration of the conductive via 22 i.e., the width of the width surface portion 29 , the depth of the width surface portion 29 and the width of the narrower interior portion 31 are selected
  • the configuration of the conductive via 22 i.e., the width of the width surface portion 29 , the depth of the width surface portion 29 and the width of the narrower interior portion 31 are selected
  • the configuration of the conductive via 22 i.e., the width of the width surface portion 29 , the depth of the width surface portion 29 and the width of
  • the impedance provided by the vias is within 10% of the impedance of the printed circuit board having such via.
  • the impedance through the connector is within 10% of the impedance of the via to which such connected is connected.
  • the invention will be particularly useful for thick boards. Boards with a thickness of less than 0.125 inches might provide impedances within 10% of the desired without having a reduced thickness section and without deviating from the standard setback from the ground planes. For boards greater than 0.200 inches thick, the invention will be particularly beneficial.
  • S 1 and S 2 will depend on the frequency at which the board will be operated. Frequency is often expressed as the rise time of the fastest signals to be carried by the board. Boards operated at rise times slower than 300 psec might not require differential setbacks to achieve via impedances within 10%. However, the invention will be particularly useful for boards operated at rise times below 300 psec and particularly useful as rise times fall below 200 psec.
  • the dimensions S 1 and S 2 will vary based on the thickness of the board and the operating speed. It is expected that a person designing a printed circuit board will select the dimensions for S 1 and S 2 based on several factors according to the following method: The diameter D 2 typically will be dictated by the smallest hole the printed circuit board manufacturer can reliably make in a board. The dimension S 1 will also typically be a standard parameter in the board manufacturing process.
  • the diameter D 1 and the height H will be selected by the printed circuit board designer based on the type of connector to be inserted into the hole.
  • an impedance computation can be performed at various values of S 2 to determine the impedance of the overall signal launch. Impedance computations of this type are typically performed using commercial software package developed for impedance computations. The value of S 2 yielding the desired impedance is then selected for manufacturing the board.
  • FIG. 5 illustrates one way that the method of manufacturing the printed circuit board could be facilitated.
  • FIG. 5 represents a graph that a printed circuit board manufacturer might prepare for a surface hole having a specific depth and diameter. Every value of S 2 will yield a signal launch with the desired impedance for certain combinations of board thickness and operating frequency.
  • FIG. 5 illustrates that these values can be plotted for various values of S 2 , which are illustrated as Sa, Sb, Sc and Sd.
  • FIG. 5 illustrates a point representing a board thickness of B 1 and a frequency of F 1 . This point is closest to the curve with a value of Sc. Thus, Sc would be selected as the dimension for S 2 . It should be appreciated that Sc would have an actual numeric value associated with it that is derived from an impedance computation.
  • impedance control is achieved solely by varying the dimension S 2 .
  • Impedance control could also be achieved by varying the dimension S 1 .
  • increasing S 1 will be less desirable because the amount of area on the circuit board useful for routing signal traces will be reduced.
  • signal traces should be routed no closer to the edge of an adjacent ground plane than twice the vertical spacing between the signal trace and the ground plane.
  • S 2 so large that the ground planes adjacent via 22 were further from the center of the via 22 than the ground planes adjacent surface hole 29
  • it might be preferable to increase the dimension S 1 In this circumstance, it might be preferable to set S 1 and S 2 to a level that places the ground planes adjacent via 22 and hole 29 at the same distance from the center of via 22 .
  • a graphical technique is described by which a printed circuit board manufacturer could provided a designer with the information needed to design a printed circuit board. It will be appreciated that the same information and assistance could be provided as a computer program.
  • the computer program would accept as input the board thickness and operating frequency. Board thickness might be specified as inches, millimeters, the number of layers in the board or in any other convenient units.
  • the computer program would also require as an input an indication of the dimensions of the upper surface hole. This data might be specified in units of length or could be specified in terms of the type of device to be attached to the hole.
  • Such a computer program could then compute the required dimension for S 2 and, if desired, S 1 .
  • the computer program could operate by essentially performing the operations illustrated in conjunction with FIG. 5 .
  • the computer program could be programmed to solve the required dimensions using mathematical techniques.

Abstract

A printed circuit board assembly having a pair of printed circuit boards. Each one of the boards has a conductive via passing from a surface of a dielectric into an interior region of the dielectric. Each one of the printed circuit boards has a reference potential layer and a signal conductor disposed in the dielectric thereof parallel to, the reference potential layer thereof to provide a transmission line having a predetermined impedance. The signal conductor of each one of the boards is connected to the conductive via thereof. The conductive via in each one of the boards is configured to provide an impedance to the transmission line thereof substantially matched to the impedance of the transmission line thereof. A first electrical connector is provided having a signal contact connected to the conductive via of one of the boards and a second electrical connector having a signal contact connected to the conductive via of the other one of the boards. The first signal contact of the first electrical conductor is adapted for electrical connection to the second contact of the second electrical connector.

Description

BACKGROUND OF THE INVENTION
This invention relates generally to printed circuit boards and manufacturing methods and particularly to printed circuit boards adapted to carry signals having very high data rates.
As is known in the art, printed circuit boards are used to couple data among electrical components mounted on a surface of such board. This data is coupled through signal conductors disposed at various levels in the board. The board also carries reference potentials, such as ground and component supply voltages. In order to provide isolation between signal conductors in the various levels, reference potential conductive planes are interspersed between the levels of signal conductors.
As is also known in the art, in order to connect to the components, conductive vias are provided which pass from the surface of the board to the interior region thereof for connection to the signal conductors. These vias form what are sometimes called “signal launches.” Further, in many cases it is necessary to electrically connect components on one printed circuit board to components on another printed circuit board. This is typically done with an electric connector assembly. The connector assembly has two parts, each part mounted to a corresponding one of the printed circuit boards. Thus, when it is desired to connect one board to the other board, the connector parts are plugged into one another.
Further, as is known in the art, the data rates of the signals propagating through printed circuit boards are ever increasing. As such data rates increase, it is necessary to improve the efficiency of the electrical coupling of the data passing through one of the printed circuit boards to the other printed circuit board. More particularly, the signal conductor, reference potential plane or layer, and portions of the dielectric of the board therebetween form a transmission line having a predetermined impedance, typically 50 ohms. The effect of the via provides an impedance mismatch to the impedance of the transmission line. One technique used to compensate for this impedance mismatch is to provide compensation elements in the connector. For vias with impedance below the impedance of signal traces in the boards, some connectors are designed to have a higher impedance so that on average the impedance is the same as the interconnect as it is in the board. However, signal reflections which can limit performance of an interconnect depend on changes in impedance.
SUMMARY OF THE INVENTION
In accordance with the invention, a printed circuit board is provided having a conductive via passing from a surface of a dielectric into an interior region of the dielectric. A reference potential layer is disposed in the interior region of the dielectric parallel to the surface. A signal conductor is disposed in the dielectric parallel to the reference potential layer to provide a transmission line having a predetermined impedance. The conductive via is configured to provide an impedance to the transmission line substantially matched to the impedance of the transmission line.
With such an arrangement, impedance matching is provided internal to the printed circuit board thereby enabling connection of such board to another board with reduced reflections caused by the impedance mismatch through the connector launch. We have recognized that matching the average impedance of an interconnect to the impedance of the board can limit performance of an interconnect, particularly for high frequency signals. We have recognized the benefits of vias with impedance that is more similar to the impedance of the printed circuit board.
In accordance with another feature of the invention, a printed circuit board is provided having a conductive via passing from a surface of a dielectric into an interior region of the dielectric. The conductive via has a wider region at a surface region of the dielectric than at an interior region of the dielectric. A reference potential layer is disposed in the interior region of the dielectric. A signal conductor is disposed in the dielectric parallel to the reference potential layer to provide a transmission line having a predetermined impedance. The signal conductor is connected to the conductive via. The conductive via is configured to provide an impedance to the transmission line substantially matched to the impedance of the transmission line. More particularly, the wider, surface portion of the hollow conductive via is selected to accommodate a terminal pin of the connector while the narrower, interior portion of the conductive via is selected for impedance matching.
In accordance with another feature of the invention, a printed circuit board is provided having a conductive via passing from a surface of a dielectric into an interior region of the dielectric. The conductive via has a wider region at a surface region of the dielectric than at an interior region of the dielectric. A plurality of different levels of reference potential layers is disposed in the interior region of the dielectric and parallel to the surface. The plurality of layers have edges terminating at different distances from the conductive via.
In accordance with another feature of the invention, a printed circuit board assembly is provided having a pair of printed circuit boards. Each one of the boards has a conductive via passing from a surface of a dielectric into an interior region of the dielectric. Each one of the printed circuit boards has a reference potential layer and a signal conductor disposed in the dielectric thereof parallel to the reference potential layer thereof to provide a transmission line having a predetermined impedance. The signal conductor of each one of the boards is connected to the conductive via thereof. The conductive via in each one of the boards is configured to provide an impedance to the transmission line thereof substantially matched to the impedance of the transmission line thereof. A first electrical connector is provided having a signal contact connected to the conductive via of one of the boards and a second electrical connector having a signal contact connected to the conductive via of the other one of the boards. The first signal contact of the first electrical conductor is adapted for electrical connection to the second contact of the second electrical connector.
In accordance with another feature of the invention, a pair of printed circuit boards are electrically interconnected through an electrical connector. Each one of the printed circuit boards has a conductive via passing from a surface of a dielectric into an interior region of the dielectric. A reference potential layer is disposed in the interior region of the dielectric parallel to the surface. A signal conductor is disposed in the dielectric parallel to the reference potential layer to provide a transmission line having a predetermined impedance. The conductive via is configured to provide an impedance to the transmission line substantially matched to the impedance of the transmission line. The impedance from one of the boards through the electrical connector to the other one of the boards is substantially constant.
In accordance with another feature of the invention, a method is provided for fabricating a printed circuit board. The method includes determining an impedance of a transmission line in a printed circuit board, such transmission line having a signal conductor separated by a reference potential layer by a portion of a dielectric; and determining a configuration of a conductive via in the dielectric passing from a surface of the dielectric to an interior region of the dielectric, and connected to the signal conductor, to provide the transmission line with a termination impedance substantially matched to the impedance of the transmission line.
In accordance with another feature of the invention, a method for fabricating a printed circuit board is provided. The method includes determining an impedance of a transmission line in a printed circuit board, such transmission line having a signal conductor separated by a reference potential layer by a portion of a dielectric; and determining a configuration of a conductive via having a wider region at a surface region of the dielectric than at an interior region of the dielectric, and connected to the signal conductor, to provide the transmission line with a termination impedance substantially matched to the impedance of the transmission line.
In accordance with another feature of the invention, a method for fabricating a printed circuit board is provided. The method includes determining an impedance of a transmission line in the printed circuit board, such transmission line having a signal conductor separated by a reference potential layer by a portion of a dielectric; and determining a distance between a conductive via in the dielectric passing from a surface of the dielectric to an interior region of the dielectric, and connected to the signal conductor, and an edge of the reference potential layer to provide the transmission line with a termination impedance substantially matched to the impedance of the transmission line.
BRIEF DESCRIPTION OF THE DRAWING
These and other features of the invention, as well as the invention itself, will become more readily apparent from the following detailed description when taken together with the following drawings, in which:
FIG. 1 is an exploded, cross-sectional sketch of a printed circuit board assembly according to the invention;
FIG. 2 is an assembled, cross-sectional sketch of a printed circuit board assembly of FIG. 1, according to the invention;
FIG. 3 is an enlarged view of a portion of the assembly of FIG. 2, such portion being enclosed in circle 3—3 of FIG. 2;
FIG. 4 is an enlarged view of another portion of the assembly of FIG. 2, such portion being enclosed in circle 4—4 of FIG. 2; and
FIG. 5 is a graph used in understanding a method of designing a printed circuit board according to the invention.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
Referring now to FIGS. 1 and 2, a printed circuit board assembly 10 is shown. The assembly includes a pair of multi-level printed circuit boards 12, 14; one typically being a backplane printed circuit board 12 and the other a daughtercard printed circuit board 14. Each one of the boards 12, 14 includes a dielectric 16 having in the interior region 17 thereof, a plurality of electrical conductors 18 disposed in various levels of the board, an exemplary one of such levels of signal conductors 18 being shown in detail in FIGS. 3 and 4. Disposed between levels of the electrical conductors 18 are reference potential layers, or sheets 20 of electrically conductive material. These reference potential layers 20 are used to provide ground potential or reference voltages to electrical components, not shown, mounted on the surface of the printed circuit board 12, 14. Conductive vias 22, an exemplary one thereof being shown, pass from the surface 24 of the dielectric 16 into the interior region 17 of the dielectric 16. The electrical conductor 18 is connected to the conductive via 22, as shown.
As noted above, a plurality of reference potential layers 20 is disposed in the dielectric 16 between, and parallel to, the electrical conductors 18. These reference potential layers 20 also provide electric shielding between the signal conductor 18 disposed between a pair of the reference potential layers 20. It is noted that a reference potential layer 20, the underlying signal conductor 18 and the portion of the dielectric 16 therebetween provide a microstrip transmission line 25 having a predetermined impedance, such as 50 ohms. It is also noted that the signal conductor 18 is connected to the conductive via 22. Here, the conductive via 22 is configured to provide a termination impedance to the microstrip transmission line 25 substantially matched to the impedance of the microstrip transmission line 25. More particularly, the shape of the conductive via 22 and the separation between conductive via 22 and the edges 48 of the reference potential layers 20 are selected to terminate the microstrip transmission line 25 formed by such conductive sheet 20, the conductor 18, and the portion of the dielectric 16 therebetween into a matched load, i.e., into a termination impedance matched to the impedance of such microstrip transmission line 25 thereby maximizing the efficiency of the transfer of the data on the signal conductor 18 to the conductive via 22.
EXAMPLE
A test board was constructed using the configuration of FIG. 4. The board had a thickness of 0.222 inches. The wider portion 29 of via 22 had a diameter of 0.026 inches, with an inside diameter, after application of a conductive layer on the surfaces of the hole, of 0.022 inches. The hole was formed to a depth of 0.025 inches. The narrower portion 31 of via 22 had a diameter of 0.014. The distance S1 and S2 were set at 0.013 inches and 0.0215, respectively. The impedance of the via was measured for signals having a rise time of 100 psec. The impedance was measured to be 45.3 ohms, which was within 10% of the target value of 50 ohms. By way of comparison, a separate via was manufactured on the board with a constant diameter and with the setback to the ground plane being uniform at 0.013 inches. This via had a measured impedance of 35 ohms.
The assembly 10 (FIGS. 1 and 2) includes an electrical connector assembly 30 having a pair of electrical connectors 32, 34. The electrical connector 34 has a plurality of signal contacts 38 connected to the conductive vias 22 of one of the boards, here the backplane printed circuit board 12. An electrical connector 32 has signal contacts 36 connected to the conductive via 22 of the other one of the boards, here the daughtercard printed circuit board 14. The signal contacts 36 of the electrical connector 32 are adapted for electrical connection to the contacts 38 of the electrical connector 34, in a conventional manner, as shown, to electrically interconnect the printed circuit boards 12, 14.
More particularly, and referring in more detail to FIGS. 3 and 4 to the printed circuit boards 12, 14, respectively, and considering an exemplary one of the conductive vias 22 in each one of such boards 12, 14, respectively, such conductive via 22 passes from the surface 24 of the dielectric 16 into an interior region 17 of the dielectric 16. The conductive via 22 is hollow having an upper surface portion 29 wider than the lower interior portion 31. The upper portion 29 has a width selected to receive a terminal pin 40 of the connector 32. Here, two types of such terminal pins 40 are shown. The terminal pin 40 for the via 22 in the backplane printed circuit board 12 (FIG. 3) is a resilient terminal pin having a hollow region 41 formed therein to enable such terminal pin 40 to compress somewhat as it forced into the wider surface portion 29 of the via 22. The terminal pin 40 for the via 22 in the backplane printed circuit board 12 (FIG. 4) is a pin 40 which is inserted into the wider surface portion 29 of the via 22 and then the wider surface portion 29 of the via 22 is filed with solder 43. The connection between the signal conductor 18 and the terminal pin 40 of each connector 32, 34 is called a signal launch.
As noted above, a plurality of reference potential layers 20 is disposed in the interior region 17 of the dielectric 16 parallel to the surface 24. The layers 20 have edges 48 terminating adjacent to the conductive via 22. The distance S1 between the edges 48 and the sides of the conductive via 22 are typically selected by the printed circuit board manufacture to be some minimum distance to provide a degree of tolerance which will prevent an inadvertent short circuit between the conductive via 22 and the reference potential layer 20. Thus, typically, the same minimum distance S1 is used along the entire interior 17 depth of the dielectric 16. For example, here the distance S1 is 0.013″ inches. Here, however, the distance S2 between the edges 48 of the reference potential layers 30 and the sides of the conductive via 22 are selected, as noted above, to terminate the microstrip transmission line 25 formed by such conductive sheet 20, the conductor 18 and the portion of the dielectric 16 therebetween into a matched load, i.e., into a termination impedance matched to the impedance of such microstrip transmission line 25 thereby maximizing the efficiency of the transfer of the data on the signal conductor 18 to the conductive via 22. More particularly, it is noted that the plurality of reference potential layers 20 have edges 48 that terminate at different predetermined distances S1, S2 from the conductive via 22. More particularly, the edges 48 of the reference potential layers 20 adjacent the lower interior region 31 of the dielectric 16 are separated from the conductive via 22 a distance S2 that is greater than the minimum clearance distance S1 of the reference potential layers 20 adjacent the wider surface portion 29 of the conductive via 22. The distance S2 is selected to reduce the capacitance between the edges 48 of the reference potential layers 20 and the conductive via 22. However, S2 cannot be made arbitrarily large because of the loss of shielding between a pair of signal conductors 18 disposed on either side of such reference potential layer 20.
It is also noted that the vias 22 in both the backplane printed circuit board 12 and the daughtercard printed circuit board 14 are selected so that the microstrip transmission lines 25 in each of such boards 12, 14 are terminated in impedance matched to such microstrip transmission lines 25. Thus, with an electrical connector assembly constructed as a transmission line having an impedance matched to the impedance of the microstrip transmission lines 25 in each of the printed circuit boards 12, 14, data on the signal conductors 18 transfer between the printed circuit boards 12, 14 though the connector assembly 30 with maximum efficiency if the connector is designed with an impedance that closely matches the impedance of the signal traces in the printed circuit boards. Thus, the impedance from one of the boards through the electrical connector to the other one of the boards is substantially constant.
Thus, the wider, surface portion 29 of the hollow conductive via is selected to accommodate the terminal pin 40 while the narrower, interior portion 31 of the conductive via is selected for impedance matching termination of the microstrip transmission line 25.
A method for configuring the conductive vias 22 includes determining an impedance of the transmission lines 25 in the printed circuit boards 12, 14, for example with a conventional time domain reflectometer. As noted above, the transmission line 25 has a signal conductor 18 separated by a reference potential layer 20 by a portion of a dielectric 16. Then, the configuration of the conductive via 22 (i.e., the width of the width surface portion 29, the depth of the width surface portion 29 and the width of the narrower interior portion 31 are selected) along with the distance S2 between the edges 48 of the reference potential layer 20 and the conductive via to provide the transmission line with a termination impedance substantially matched to the impedance of the transmission line 25 considering any loss in shielding with such distance S2. A similar procedure is done for the other printed circuit boards.
Here, for example, the impedance provided by the vias is within 10% of the impedance of the printed circuit board having such via. The impedance through the connector is within 10% of the impedance of the via to which such connected is connected.
It will be appreciated that the numbers given herein are for illustration. The exact dimensions used for the setbacks between the ground planes and the vias will depend on several factors. The thickness of the board will influence the dimensions for S1 and S2. For thicker boards, greater setbacks will be required.
The invention will be particularly useful for thick boards. Boards with a thickness of less than 0.125 inches might provide impedances within 10% of the desired without having a reduced thickness section and without deviating from the standard setback from the ground planes. For boards greater than 0.200 inches thick, the invention will be particularly beneficial.
Also, the dimensions for S1 and S2 will depend on the frequency at which the board will be operated. Frequency is often expressed as the rise time of the fastest signals to be carried by the board. Boards operated at rise times slower than 300 psec might not require differential setbacks to achieve via impedances within 10%. However, the invention will be particularly useful for boards operated at rise times below 300 psec and particularly useful as rise times fall below 200 psec.
From the foregoing, it should be appreciated that the dimensions S1 and S2 will vary based on the thickness of the board and the operating speed. It is expected that a person designing a printed circuit board will select the dimensions for S1 and S2 based on several factors according to the following method: The diameter D2 typically will be dictated by the smallest hole the printed circuit board manufacturer can reliably make in a board. The dimension S1 will also typically be a standard parameter in the board manufacturing process.
The diameter D1 and the height H will be selected by the printed circuit board designer based on the type of connector to be inserted into the hole.
With these parameters established, an impedance computation can be performed at various values of S2 to determine the impedance of the overall signal launch. Impedance computations of this type are typically performed using commercial software package developed for impedance computations. The value of S2 yielding the desired impedance is then selected for manufacturing the board.
FIG. 5 illustrates one way that the method of manufacturing the printed circuit board could be facilitated. FIG. 5 represents a graph that a printed circuit board manufacturer might prepare for a surface hole having a specific depth and diameter. Every value of S2 will yield a signal launch with the desired impedance for certain combinations of board thickness and operating frequency. FIG. 5 illustrates that these values can be plotted for various values of S2, which are illustrated as Sa, Sb, Sc and Sd.
To use this graph, a person designing a printed circuit board would identify the board thickness and operating frequency. From this information the person would then find the closest value of S2. FIG. 5 illustrates a point representing a board thickness of B1 and a frequency of F1. This point is closest to the curve with a value of Sc. Thus, Sc would be selected as the dimension for S2. It should be appreciated that Sc would have an actual numeric value associated with it that is derived from an impedance computation.
The process of selecting S2 would be repeated for each hole size on each board. To use the graphical method of selecting values of S2, a different graph would be required for each hole size.
Other embodiments are within the spirit and scope of the appended claims.
For example, it is described that impedance control is achieved solely by varying the dimension S2. Impedance control could also be achieved by varying the dimension S1. However, increasing S1 will be less desirable because the amount of area on the circuit board useful for routing signal traces will be reduced. As a rule of thumb, signal traces should be routed no closer to the edge of an adjacent ground plane than twice the vertical spacing between the signal trace and the ground plane. However, where, in order to obtain a signal launch with the desired impedance, it would be necessary to make S2 so large that the ground planes adjacent via 22 were further from the center of the via 22 than the ground planes adjacent surface hole 29, it might be preferable to increase the dimension S1. In this circumstance, it might be preferable to set S1 and S2 to a level that places the ground planes adjacent via 22 and hole 29 at the same distance from the center of via 22.
Also, a graphical technique is described by which a printed circuit board manufacturer could provided a designer with the information needed to design a printed circuit board. It will be appreciated that the same information and assistance could be provided as a computer program. The computer program would accept as input the board thickness and operating frequency. Board thickness might be specified as inches, millimeters, the number of layers in the board or in any other convenient units. The computer program would also require as an input an indication of the dimensions of the upper surface hole. This data might be specified in units of length or could be specified in terms of the type of device to be attached to the hole.
Such a computer program could then compute the required dimension for S2 and, if desired, S1. The computer program could operate by essentially performing the operations illustrated in conjunction with FIG. 5. Alternatively, the computer program could be programmed to solve the required dimensions using mathematical techniques.

Claims (18)

What is claimed is:
1. A printed circuit board, comprising:
(a) a dielectric having a surface;
(b) a conductive via passing from the surface into an interior region of the dielectric, such conductive via having a wider region at a surface region of the dielectric than at an interior region of the dielectric;
(c) a plurality of different levels of reference potential layers disposed in the interior region of the dielectric and parallel to the surface; and
(d) a signal conductor disposed in the dielectric between, and parallel to, the reference potential layers to provide a transmission line having a predetermined impedance, such signal conductor being connected to the conductive via;
wherein an edge of each of the reference potential layers is spaced from the conductive via a distance selected to provide an impedance to the transmission line substantially matched to the impedance of the transmission line.
2. The printed circuit board recited in claim 1 wherein the conductive via has a hollow in the wider region thereof.
3. The printed circuit board recited in claim 1 wherein the impedance to the transmission line is matched to within 10% of the impedance of the transmission line.
4. A printed circuit board, comprising:
(a) a dielectric having a surface;
(b) a conductive via passing from the surface into an interior region of the dielectric, such conductive via having a wider region at a surface region of the dielectric than at an interior region of the dielectric;
(c) a plurality of different levels of reference potential layers disposed in the interior region of the dielectric and parallel to the surface, such plurality of layers having edges terminating at different predetermined distances from the conductive via; and
(d) a signal conductor disposed in the dielectric between, and parallel to, the reference potential layers, such signal conductor being connected to the conductive via.
5. The printed circuit board recited in claim 4 wherein the first conductive via has a hollow in the wider region thereof.
6. A printed circuit board assembly comprising:
a) a backplane having a plurality of vias therein, the vias having a lower portion with a first diameter and an upper portion having a second diameter larger than the first diameter, the backplane having reference planes therein with the spacing between a first reference plane and the lower portion of the vias being greater than the spacing between a second reference plane and the upper portion of the vias;
b) a first electrical connector attached to the backplane, the electrical connector having a plurality of conducting members disposed within the upper portions of the plurality of vias;
c) a daughter card having a plurality of vias therein, the vias having a lower portion with a third diameter and an upper portion having a fourth diameter larger than the third diameter, the backplane having reference planes therein with the spacing between a third reference plane and the lower portion of the vias being greater than the spacing between a fourth reference plane and the upper portion of the vias; and
d) a second electrical connector attached to the daughter card and positioned to mate with the first electrical connector, the electrical connector having a plurality of conducting members disposed within the upper portions of the plurality of vias;
wherein the spacing between the vias in the backplane and the first reference plane is greater than the spacing between the vias in the daughter card and the third reference plane.
7. The assembly of claim 6 wherein the backplane has a thickness in excess of 0.2 inches.
8. The assembly of claim 7 wherein the daughter card has a thickness greater than 0.125 inches.
9. The assembly of claim 6 wherein the spacing between the upper portion of the vias on the backplane and the second reference plane equals the spacing between the upper portion of the vias on the daughtercard and the fourth reference plane.
10. The assembly of claim 6 wherein the backplane has a thickness greater than 0.200 inches.
11. The assembly of claim 6 wherein each of the backplane and the daughter card has a thickness greater than 0.200 inches.
12. A printed circuit board assembly, comprising:
(a) a first printed circuit board, comprising:
(i) a first dielectric having a surface;
(ii) a first conductive via passing from the surface into an interior region of the first dielectric;
(iii) a first reference potential layer disposed in the interior region of the first dielectric parallel to the surface, such layer having an edge terminating adjacent to the conductive via; and
(iv) a first signal conductor disposed in the first dielectric parallel to the first reference potential layer to provide a first transmission line having a first predetermined impedance, such first signal conductor being connected to the first conductive via;
wherein a distance between the first conductive via and the edge of the first reference potential layer is selected to provide a first impedance to the first transmission line substantially matched to the first impedance of the first transmission line;
(b) a second printed circuit board, comprising:
(i) a second dielectric having a surface;
(ii) a second conductive via passing from the surface into an interior region of the second dielectric;
(iii) a second reference potential layer disposed in the interior region of the second dielectric parallel to the surface thereof, such second layer having an edge terminating adjacent to the second conductive via; and
(iv) a second signal conductor disposed in the second dielectric parallel to the second reference potential layer to provide a second transmission line having a second predetermined impedance, such second signal conductor being connected to the second conductive via;
wherein a distance between the second conductive via and the edge of the second reference potential layer is selected to provide a second impedance to the second transmission line substantially matched to the second impedance of the second transmission line; and
(c) a first electrical connector having a first signal contact connected to the first conductive via; and
(d) a second electrical connector having a second signal contact connected to the second conductive via;
wherein the first signal contact of the first electrical connector is adapted for electrical connection to the second contact of the second electrical connector.
13. The printed circuit board assembly of claim 12, wherein the first impedance is the same as the second impedance.
14. The printed circuit board recited in claim 12 wherein the first and second printed circuit boards have different thicknesses and layer construction.
15. A printed circuit board assembly, comprising:
a pair of printed circuit boards, each one of the boards comprising:
a conductive via passing from a surface of a dielectric into an interior region of the dielectric;
a reference potential layer; and
a signal conductor disposed in the dielectric parallel to the reference potential layer to provide a transmission line having a predetermined impedance, the signal conductor being connected to the conductive via;
wherein the reference potential layer has an edge separated from the conductive via a distance selected to provide an impedance to the transmission line substantially matched to the impedance of the transmission line;
a first electrical connector having a signal contact connected to the conductive via of one of the boards; and
a second electrical connector having a signal contact connected to the conductive via of the other one of the boards;
wherein the first signal contact of the first electrical connector is adapted for electrical connection to the second contact of the second electrical connector.
16. A printed circuit board assembly, comprising:
a pair of printed circuit boards, each one of the boards comprising:
a conductive via passing from a surface of a dielectric into an interior region of the dielectric, such via being wider at a surface region of the dielectric than at the interior region of the dielectric;
a plurality of reference potential layers; and
a signal conductor disposed in the dielectric between, and parallel to, a pair of adjacent ones of the reference potential layers, the signal conductor being connected to the conductive via;
wherein edges of the reference potential layers are different distances from the conductive via;
a first electrical connector having a signal contact connected to the conductive via of one of the boards; and
a second electrical connector having a signal contact connected to the conductive via of the other one of the boards;
wherein the first signal contact of the first electrical connector is adapted for electrical connection to the second contact of the second electrical connector.
17. A printed circuit board assembly, comprising:
(a) a first printed circuit board, comprising:
(i) a first dielectric having a first surface;
(ii) a first conductive via passing from the first surface into an interior region of the first dielectric, such first conductive via having a wider region at a surface region of the first dielectric than at an interior region of the first dielectric;
(iii) a first plurality of different levels of reference potential layers disposed in the interior region of the first dielectric and parallel to the first surface; and
(iv) a first signal conductor disposed in the first dielectric parallel to the first plurality of reference potential layers to provide a first transmission line having a first predetermined impedance, such first signal conductor being connected to the first conductive via;
wherein the first conductive via is configured to provide an impedance to the first transmission line to within 10% of the first impedance of the first transmission line;
(b) a second printed circuit board, comprising:
(i) a second dielectric having a second surface;
(ii) a second conductive via passing from the second surface into an interior region of the second dielectric, such second conductive via having a wider region at a surface region of the second dielectric than at an interior region of the second dielectric;
(iii) a second plurality of different levels of reference potential layers disposed in the interior region of the second dielectric and parallel to the second surface; and
(iv) a second signal conductor disposed in the second dielectric parallel to the plurality of second reference potential layers to provide a second transmission line having a second predetermined impedance, such second signal conductor being connected to the second conductive via;
wherein the second conductive via is configured to provide an impedance to the second transmission line to within 10% of the first impedance of the second transmission line;
(c) a first electrical connector having a first signal contact connected to the first conductive via; and
(d) a second electrical connector having a second signal contact connected to the second conductive via;
wherein the first signal contact of the first electrical connector is adapted for electrical connection to the second contact of the second electrical connector.
18. A printed circuit board assembly, comprising:
(a) a first printed circuit board, comprising:
(i) a first dielectric having a surface;
(ii) a first conductive via passing from the surface into an interior region of the first dielectric;
(iii) a first reference potential layer disposed in the interior region of the first dielectric parallel to the surface, such layer having an edge terminating adjacent to the conductive via; and
(iv) a first signal conductor disposed in the first dielectric parallel to the first reference potential layer to provide a first transmission line having a first predetermined impedance, such first signal conductor being connected to the first conductive via;
wherein a distance between the first conductive via and the edge of the first reference potential layer is selected to provide a first impedance to the first transmission line to within 10% of the first impedance of the first transmission line;
(b) a second printed circuit board, comprising:
(i) a second dielectric having a surface;
(ii) a second conductive via passing from the surface into an interior region of the second dielectric;
(iii) a second reference potential layer disposed in the interior region of the second dielectric parallel to the surface thereof, such second layer having an edge terminating adjacent to the second conductive via; and
(iv) a second signal conductor disposed in the second dielectric parallel to the second reference potential layer to provide a second transmission line having a second predetermined impedance, such second signal conductor being connected to the second conductive via;
wherein a distance between the second conductive via and the edge of the second reference potential layer is selected to provide a second impedance to the second transmission line to within 10% of the second impedance of the second transmission line; and
(c) a first electrical connector having a first signal contact connected to the first conductive via; and
(d) a second electrical connector having a second signal contact connected to the second conductive via;
wherein the first signal contact of the first electrical connector is adapted for electrical connection to the second contact of the second electrical connector.
US09/204,118 1998-12-02 1998-12-02 Printed circuit board and method for fabricating such board Expired - Lifetime US6181219B1 (en)

Priority Applications (11)

Application Number Priority Date Filing Date Title
US09/204,118 US6181219B1 (en) 1998-12-02 1998-12-02 Printed circuit board and method for fabricating such board
CNB99813967XA CN1199528C (en) 1998-12-02 1999-12-02 Printed circuit board and method for fabricating such board
EP99962969A EP1138180B1 (en) 1998-12-02 1999-12-02 Printed circuit board and method for fabricating such board
JP2000586144A JP4743965B2 (en) 1998-12-02 1999-12-02 Printed circuit board and manufacturing method thereof
PCT/US1999/028488 WO2000033624A1 (en) 1998-12-02 1999-12-02 Printed circuit board and method for fabricating such board
DE69915874T DE69915874T2 (en) 1998-12-02 1999-12-02 PRINTED PCB AND METHOD FOR THE PRODUCTION THEREOF
CA002352820A CA2352820A1 (en) 1998-12-02 1999-12-02 Printed circuit board and method for fabricating such board
AU19300/00A AU1930000A (en) 1998-12-02 1999-12-02 Printed circuit board and method for fabricating such board
AT99962969T ATE262775T1 (en) 1998-12-02 1999-12-02 PRINTED CIRCUIT BOARD AND METHOD FOR PRODUCING THE SAME
JP2007102789A JP4669496B2 (en) 1998-12-02 2007-04-10 Printed circuit board assembly
JP2010237237A JP2011040785A (en) 1998-12-02 2010-10-22 Printed circuit board assembly

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/204,118 US6181219B1 (en) 1998-12-02 1998-12-02 Printed circuit board and method for fabricating such board

Publications (1)

Publication Number Publication Date
US6181219B1 true US6181219B1 (en) 2001-01-30

Family

ID=22756707

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/204,118 Expired - Lifetime US6181219B1 (en) 1998-12-02 1998-12-02 Printed circuit board and method for fabricating such board

Country Status (9)

Country Link
US (1) US6181219B1 (en)
EP (1) EP1138180B1 (en)
JP (3) JP4743965B2 (en)
CN (1) CN1199528C (en)
AT (1) ATE262775T1 (en)
AU (1) AU1930000A (en)
CA (1) CA2352820A1 (en)
DE (1) DE69915874T2 (en)
WO (1) WO2000033624A1 (en)

Cited By (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6441319B1 (en) * 2000-12-28 2002-08-27 Nortel Networks Limited Inserted components for via connection of signal tracks to achieve continuous impedance matching in multi-layer substrate
US20030034174A1 (en) * 2000-05-26 2003-02-20 Zhong-You Shi Circuit board and a method for making the same
US6663442B1 (en) * 2000-01-27 2003-12-16 Tyco Electronics Corporation High speed interconnect using printed circuit board with plated bores
WO2004062037A2 (en) * 2002-12-17 2004-07-22 Teradyne, Inc. Connector and printed circuit board for reducing cross-talk
US20060011384A1 (en) * 2004-07-13 2006-01-19 Herman Kwong Reducing or eliminating cross-talk at device-substrate interface
US20060038633A1 (en) * 2004-08-23 2006-02-23 Kyocera America, Inc. Impedence matching along verticle path of microwave vias in multilayer packages
US7155821B1 (en) * 2004-06-30 2007-01-02 Emc Corporation Techniques for manufacturing a circuit board having a countersunk via
US20070111375A1 (en) * 2005-11-15 2007-05-17 Manepalli Rahul N Enhancing shock resistance in semiconductor packages
US20070207635A1 (en) * 2005-11-29 2007-09-06 Gailus Mark W Electronic component with high density, low cost attachment
US7275451B2 (en) * 2002-07-05 2007-10-02 Nsk Ltd. Electric power steering device
US20080087460A1 (en) * 2006-10-17 2008-04-17 Pat Fung Apparatus and method for a printed circuit board that reduces capacitance loading of through-holes
US20080160252A1 (en) * 2006-12-27 2008-07-03 Alexander Leon Via design for flux residue mitigation
US7578707B2 (en) 2007-09-12 2009-08-25 Amphenol Corporation Modular board to board connector
US20100084178A1 (en) * 2008-10-08 2010-04-08 Sun Microsystems, Inc. bond strength and interconnection in a via
US20100139970A1 (en) * 2008-12-10 2010-06-10 Shinko Electric Industries Co., Ltd. Wiring board having lead pin, and lead pin
US7852635B1 (en) * 2004-05-25 2010-12-14 Lineage Power Corporation Multi-connection via
US7963776B1 (en) * 2010-03-23 2011-06-21 Tyco Electronics Corporation Electrical connector assembly having direct connection terminals
US20110176286A1 (en) * 2010-01-21 2011-07-21 Shinko Electric Industries Co., Ltd. Lead pin and wiring substrate with lead pin
US7999192B2 (en) 2007-03-14 2011-08-16 Amphenol Corporation Adjacent plated through holes with staggered couplings for crosstalk reduction in high speed printed circuit boards
US8123572B2 (en) 2010-04-02 2012-02-28 Tyco Electronics Corporation Electrical components having a contact configured to engage a via of a circuit board
US20120106105A1 (en) * 2010-10-27 2012-05-03 Fujitsu Limited Wiring board having a plurality of vias
US20140225637A1 (en) * 2013-02-11 2014-08-14 International Business Machines Corporation High bandwidth signal probe tip
CN104064896A (en) * 2014-06-06 2014-09-24 华为技术有限公司 Angle connector, connector assemble and communication assembly
US20150075843A1 (en) * 2012-03-30 2015-03-19 Hitachi Chemical Company, Ltd. Multilayer wiring board
US20160150633A1 (en) * 2014-11-21 2016-05-26 Amphenol Corporation Mating backplane for high speed, high density electrical connector
US20170265296A1 (en) * 2016-03-08 2017-09-14 Amphenol Corporation Backplane footprint for high speed, high density electrical connectors
WO2017190068A1 (en) * 2016-04-29 2017-11-02 Arista Networks, Inc. Connector for printed circuit board
US10201074B2 (en) 2016-03-08 2019-02-05 Amphenol Corporation Backplane footprint for high speed, high density electrical connectors
US10251270B2 (en) * 2016-09-15 2019-04-02 Innovium, Inc. Dual-drill printed circuit board via
US20190208632A1 (en) * 2018-01-04 2019-07-04 Dell Products, L.P. Stepped vias for next generation speeds
CN112425274A (en) * 2018-06-11 2021-02-26 安费诺有限公司 Backplane footprint for high speed, high density electrical connector
US11637389B2 (en) 2020-01-27 2023-04-25 Amphenol Corporation Electrical connector with high speed mounting interface
US11637403B2 (en) 2020-01-27 2023-04-25 Amphenol Corporation Electrical connector with high speed mounting interface
CN116321696A (en) * 2023-05-17 2023-06-23 深圳国人无线通信有限公司 PCB (printed circuit board)
US11742601B2 (en) 2019-05-20 2023-08-29 Amphenol Corporation High density, high speed electrical connector

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050201065A1 (en) * 2004-02-13 2005-09-15 Regnier Kent E. Preferential ground and via exit structures for printed circuit boards
US7244126B2 (en) * 2005-12-09 2007-07-17 Tyco Electronics Corporation Electrical connector having a circuit board with controlled impedance
JP4912204B2 (en) * 2007-04-16 2012-04-11 アイカ工業株式会社 Multilayer printed wiring board
CN103025082B (en) * 2011-09-21 2015-08-05 英业达股份有限公司 A kind of manufacture method of printed circuit board (PCB) and a kind of printed circuit board arrangement
KR20130077477A (en) * 2011-12-29 2013-07-09 삼성전자주식회사 Power semiconductor device and method for manufacturing thereof
US8721352B2 (en) * 2012-05-09 2014-05-13 Tyco Electronics Corporation System for interconnecting printed circuit boards
CN103298251B (en) * 2013-05-23 2016-05-25 华为技术有限公司 A kind of printed circuit board (PCB) and preparation method thereof
CN109743834B (en) * 2018-12-28 2020-07-28 苏州浪潮智能科技有限公司 Method for optimizing USB link impedance
CN110361599B (en) * 2019-06-26 2021-12-07 深圳市广和通无线股份有限公司 Method for impedance control
CN117436379B (en) * 2023-12-21 2024-04-09 成都行芯科技有限公司 Through hole compression method and device, electronic equipment and storage medium

Citations (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3193789A (en) 1962-08-01 1965-07-06 Sperry Rand Corp Electrical circuitry
US3243498A (en) 1964-12-24 1966-03-29 Ibm Method for making circuit connections to internal layers of a multilayer circuit card and circuit card produced thereby
US3568000A (en) 1967-11-22 1971-03-02 Comp Generale Electricite Multilayer printed circuit
JPS5596882A (en) 1979-01-19 1980-07-23 Hoshizaki Electric Co Ltd Method and device for bottom flowwdown type ice making
JPS58106968A (en) 1981-12-18 1983-06-25 Canon Inc Image pickup device
US4494083A (en) * 1981-06-30 1985-01-15 Telefonaktiebolaget L M Ericsson Impedance matching stripline transition for microwave signals
JPS6010648A (en) 1983-06-20 1985-01-19 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション Noncircular pinholed multilayer dielectric substrate and method of producing same
JPS6042896A (en) 1983-08-18 1985-03-07 日本電気株式会社 Method of producing printed circuit board
WO1985005529A1 (en) 1984-05-23 1985-12-05 Mta Központi Fizikai Kutató Intézete Process and arrangement to increase the reliability of the metallization of borings in the production of multilayer printed circuits
EP0165575A2 (en) 1984-06-22 1985-12-27 International Business Machines Corporation Method for forming vias in a planar structure
US4598470A (en) 1983-06-20 1986-07-08 International Business Machines Corporation Method for providing improved electrical and mechanical connection between I/O pin and transverse via substrate
JPS6273697A (en) 1985-09-26 1987-04-04 富士通株式会社 Manufacturing multilayer ceramic circuit substrate
US4668332A (en) 1984-04-26 1987-05-26 Nec Corporation Method of making multi-layer printed wiring boards
JPS62235795A (en) 1986-04-04 1987-10-15 松下電工株式会社 Printed wiring substrate
US4787853A (en) 1986-03-29 1988-11-29 Kabushiki Kaisha Toshiba Printed circuit board with through-hole connection
US4859806A (en) 1988-05-17 1989-08-22 Microelectronics And Computer Technology Corporation Discretionary interconnect
US4906198A (en) 1988-12-12 1990-03-06 International Business Machines Corporation Circuit board assembly and contact pin for use therein
JPH0294693A (en) 1988-09-30 1990-04-05 Nec Corp Printed wiring board having coaxial through-hole
US4949163A (en) * 1987-04-15 1990-08-14 Kabushiki Kaisha Toshiba Semiconductor integrated circuit device particularly for high speed logic operations
US5038252A (en) 1989-01-26 1991-08-06 Teradyne, Inc. Printed circuit boards with improved electrical current control
US5266912A (en) * 1992-08-19 1993-11-30 Micron Technology, Inc. Inherently impedance matched multiple integrated circuit module
JPH0621253A (en) 1992-06-29 1994-01-28 Shinko Electric Ind Co Ltd Signal line of high-frequency electronic component
JPH06338687A (en) 1993-05-31 1994-12-06 Nec Corp Multilayer printed wiring board and its manufacture
US5399104A (en) * 1992-09-28 1995-03-21 Mckenzie Socket Technology, Inc. Socket for multi-lead integrated circuit packages
US5487218A (en) 1994-11-21 1996-01-30 International Business Machines Corporation Method for making printed circuit boards with selectivity filled plated through holes
US5568107A (en) 1995-05-01 1996-10-22 Apple Computer, Inc. Transmission line having impedance set by reference plane fenestration
US5689216A (en) * 1996-04-01 1997-11-18 Hughes Electronics Direct three-wire to stripline connection
JPH09321433A (en) 1996-05-29 1997-12-12 Oki Electric Ind Co Ltd Via hole of multilayer printed wiring board
US5718606A (en) * 1996-10-30 1998-02-17 Component Equipment Company, Inc. Electrical connector between a pair of printed circuit boards
US5961349A (en) * 1994-07-15 1999-10-05 Berg Technology, Inc. Assembly of shielded connectors and a board having plated holes

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58106968U (en) * 1982-01-18 1983-07-21 富士通株式会社 printed wiring board
JPH02249291A (en) * 1989-03-23 1990-10-05 Hitachi Cable Ltd Printed wiring board
US5118300A (en) * 1991-05-23 1992-06-02 Amp Incorporated Active electrical connector
JP2522478Y2 (en) * 1991-11-08 1997-01-16 アルプス電気株式会社 Printed wiring board
JP3091020B2 (en) * 1992-06-08 2000-09-25 新光電気工業株式会社 High frequency wiring board
JPH0637416A (en) * 1992-07-14 1994-02-10 Fujitsu Ltd Printed wiring board
JPH08139503A (en) * 1994-11-15 1996-05-31 Mitsubishi Electric Corp Substrate for high frequency semiconductor device
JPH08250912A (en) * 1995-03-14 1996-09-27 Japan Radio Co Ltd Vertical feeder part for strip line

Patent Citations (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3193789A (en) 1962-08-01 1965-07-06 Sperry Rand Corp Electrical circuitry
US3243498A (en) 1964-12-24 1966-03-29 Ibm Method for making circuit connections to internal layers of a multilayer circuit card and circuit card produced thereby
US3568000A (en) 1967-11-22 1971-03-02 Comp Generale Electricite Multilayer printed circuit
JPS5596882A (en) 1979-01-19 1980-07-23 Hoshizaki Electric Co Ltd Method and device for bottom flowwdown type ice making
US4494083A (en) * 1981-06-30 1985-01-15 Telefonaktiebolaget L M Ericsson Impedance matching stripline transition for microwave signals
JPS58106968A (en) 1981-12-18 1983-06-25 Canon Inc Image pickup device
JPS6010648A (en) 1983-06-20 1985-01-19 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション Noncircular pinholed multilayer dielectric substrate and method of producing same
US4598470A (en) 1983-06-20 1986-07-08 International Business Machines Corporation Method for providing improved electrical and mechanical connection between I/O pin and transverse via substrate
JPS6042896A (en) 1983-08-18 1985-03-07 日本電気株式会社 Method of producing printed circuit board
US4668332A (en) 1984-04-26 1987-05-26 Nec Corporation Method of making multi-layer printed wiring boards
WO1985005529A1 (en) 1984-05-23 1985-12-05 Mta Központi Fizikai Kutató Intézete Process and arrangement to increase the reliability of the metallization of borings in the production of multilayer printed circuits
EP0165575A2 (en) 1984-06-22 1985-12-27 International Business Machines Corporation Method for forming vias in a planar structure
JPS6273697A (en) 1985-09-26 1987-04-04 富士通株式会社 Manufacturing multilayer ceramic circuit substrate
US4787853A (en) 1986-03-29 1988-11-29 Kabushiki Kaisha Toshiba Printed circuit board with through-hole connection
JPS62235795A (en) 1986-04-04 1987-10-15 松下電工株式会社 Printed wiring substrate
US4949163A (en) * 1987-04-15 1990-08-14 Kabushiki Kaisha Toshiba Semiconductor integrated circuit device particularly for high speed logic operations
US4859806A (en) 1988-05-17 1989-08-22 Microelectronics And Computer Technology Corporation Discretionary interconnect
JPH0294693A (en) 1988-09-30 1990-04-05 Nec Corp Printed wiring board having coaxial through-hole
US4906198A (en) 1988-12-12 1990-03-06 International Business Machines Corporation Circuit board assembly and contact pin for use therein
US5038252A (en) 1989-01-26 1991-08-06 Teradyne, Inc. Printed circuit boards with improved electrical current control
JPH0621253A (en) 1992-06-29 1994-01-28 Shinko Electric Ind Co Ltd Signal line of high-frequency electronic component
US5266912A (en) * 1992-08-19 1993-11-30 Micron Technology, Inc. Inherently impedance matched multiple integrated circuit module
US5399104A (en) * 1992-09-28 1995-03-21 Mckenzie Socket Technology, Inc. Socket for multi-lead integrated circuit packages
JPH06338687A (en) 1993-05-31 1994-12-06 Nec Corp Multilayer printed wiring board and its manufacture
US5961349A (en) * 1994-07-15 1999-10-05 Berg Technology, Inc. Assembly of shielded connectors and a board having plated holes
US5487218A (en) 1994-11-21 1996-01-30 International Business Machines Corporation Method for making printed circuit boards with selectivity filled plated through holes
US5568107A (en) 1995-05-01 1996-10-22 Apple Computer, Inc. Transmission line having impedance set by reference plane fenestration
US5689216A (en) * 1996-04-01 1997-11-18 Hughes Electronics Direct three-wire to stripline connection
JPH09321433A (en) 1996-05-29 1997-12-12 Oki Electric Ind Co Ltd Via hole of multilayer printed wiring board
US5718606A (en) * 1996-10-30 1998-02-17 Component Equipment Company, Inc. Electrical connector between a pair of printed circuit boards

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
"Matched Impedance Plane-to-Plane Connection," IBM Technical Disclosure Bulletin., vol. 32, No. 11, Apr. 1990 (Apr. 1990), pp. 336-337, XP000097730.
H.W. Markstein: "Ensuring Signal Integrity in Connectors, Cables and Backplanes," Electronic Packaging and Production., vol. 36, No. 11, Oct. 1996 (Oct. 1996), pp. 61-69, XP000633445.

Cited By (69)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6663442B1 (en) * 2000-01-27 2003-12-16 Tyco Electronics Corporation High speed interconnect using printed circuit board with plated bores
US20030034174A1 (en) * 2000-05-26 2003-02-20 Zhong-You Shi Circuit board and a method for making the same
US6717067B2 (en) * 2000-05-26 2004-04-06 Visteon Global Tech., Inc. Circuit board and a method for making the same
US6441319B1 (en) * 2000-12-28 2002-08-27 Nortel Networks Limited Inserted components for via connection of signal tracks to achieve continuous impedance matching in multi-layer substrate
US7275451B2 (en) * 2002-07-05 2007-10-02 Nsk Ltd. Electric power steering device
WO2004062037A2 (en) * 2002-12-17 2004-07-22 Teradyne, Inc. Connector and printed circuit board for reducing cross-talk
WO2004062037A3 (en) * 2002-12-17 2004-09-16 Teradyne Inc Connector and printed circuit board for reducing cross-talk
US7852635B1 (en) * 2004-05-25 2010-12-14 Lineage Power Corporation Multi-connection via
US7155821B1 (en) * 2004-06-30 2007-01-02 Emc Corporation Techniques for manufacturing a circuit board having a countersunk via
US20060011384A1 (en) * 2004-07-13 2006-01-19 Herman Kwong Reducing or eliminating cross-talk at device-substrate interface
US7145083B2 (en) * 2004-07-13 2006-12-05 Nortel Networks Limited Reducing or eliminating cross-talk at device-substrate interface
US20060038633A1 (en) * 2004-08-23 2006-02-23 Kyocera America, Inc. Impedence matching along verticle path of microwave vias in multilayer packages
US7053729B2 (en) 2004-08-23 2006-05-30 Kyocera America, Inc. Impedence matching along verticle path of microwave vias in multilayer packages
US20070111375A1 (en) * 2005-11-15 2007-05-17 Manepalli Rahul N Enhancing shock resistance in semiconductor packages
US7718904B2 (en) * 2005-11-15 2010-05-18 Intel Corporation Enhancing shock resistance in semiconductor packages
US20070207635A1 (en) * 2005-11-29 2007-09-06 Gailus Mark W Electronic component with high density, low cost attachment
US7484971B2 (en) 2005-11-29 2009-02-03 Amphenol Corporation Electronic component with high density, low cost attachment
US20080087460A1 (en) * 2006-10-17 2008-04-17 Pat Fung Apparatus and method for a printed circuit board that reduces capacitance loading of through-holes
US20080160252A1 (en) * 2006-12-27 2008-07-03 Alexander Leon Via design for flux residue mitigation
US8102057B2 (en) * 2006-12-27 2012-01-24 Hewlett-Packard Development Company, L.P. Via design for flux residue mitigation
US8481866B2 (en) 2007-03-14 2013-07-09 Amphenol Corporation Adjacent plated through holes with staggered couplings for crosstalk reduction in high speed printed circuit boards
US7999192B2 (en) 2007-03-14 2011-08-16 Amphenol Corporation Adjacent plated through holes with staggered couplings for crosstalk reduction in high speed printed circuit boards
US7578707B2 (en) 2007-09-12 2009-08-25 Amphenol Corporation Modular board to board connector
US20100084178A1 (en) * 2008-10-08 2010-04-08 Sun Microsystems, Inc. bond strength and interconnection in a via
US8431831B2 (en) * 2008-10-08 2013-04-30 Oracle America, Inc. Bond strength and interconnection in a via
US8379402B2 (en) * 2008-12-10 2013-02-19 Shinko Electric Industries Co., Ltd. Wiring board having lead pin, and lead pin
US20100139970A1 (en) * 2008-12-10 2010-06-10 Shinko Electric Industries Co., Ltd. Wiring board having lead pin, and lead pin
US20110176286A1 (en) * 2010-01-21 2011-07-21 Shinko Electric Industries Co., Ltd. Lead pin and wiring substrate with lead pin
US7963776B1 (en) * 2010-03-23 2011-06-21 Tyco Electronics Corporation Electrical connector assembly having direct connection terminals
US8123572B2 (en) 2010-04-02 2012-02-28 Tyco Electronics Corporation Electrical components having a contact configured to engage a via of a circuit board
US20120106105A1 (en) * 2010-10-27 2012-05-03 Fujitsu Limited Wiring board having a plurality of vias
US20150075843A1 (en) * 2012-03-30 2015-03-19 Hitachi Chemical Company, Ltd. Multilayer wiring board
US9668345B2 (en) * 2012-03-30 2017-05-30 Hitachi Chemical Company, Ltd. Multilayer wiring board with metal foil wiring layer, wire wiring layer, and interlayer conduction hole
US20140225637A1 (en) * 2013-02-11 2014-08-14 International Business Machines Corporation High bandwidth signal probe tip
US9880198B2 (en) * 2013-02-11 2018-01-30 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. High bandwidth signal probe tip
CN104064896A (en) * 2014-06-06 2014-09-24 华为技术有限公司 Angle connector, connector assemble and communication assembly
US20160150633A1 (en) * 2014-11-21 2016-05-26 Amphenol Corporation Mating backplane for high speed, high density electrical connector
US10849218B2 (en) 2014-11-21 2020-11-24 Amphenol Corporation Mating backplane for high speed, high density electrical connector
US11546983B2 (en) 2014-11-21 2023-01-03 Amphenol Corporation Mating backplane for high speed, high density electrical connector
US9775231B2 (en) * 2014-11-21 2017-09-26 Amphenol Corporation Mating backplane for high speed, high density electrical connector
US9807869B2 (en) 2014-11-21 2017-10-31 Amphenol Corporation Mating backplane for high speed, high density electrical connector
US11950356B2 (en) 2014-11-21 2024-04-02 Amphenol Corporation Mating backplane for high speed, high density electrical connector
WO2016081855A1 (en) * 2014-11-21 2016-05-26 Amphenol Corporation Mating backplane for high speed, high density electrical connector
US10034366B2 (en) 2014-11-21 2018-07-24 Amphenol Corporation Mating backplane for high speed, high density electrical connector
US9730313B2 (en) 2014-11-21 2017-08-08 Amphenol Corporation Mating backplane for high speed, high density electrical connector
US10455689B2 (en) 2014-11-21 2019-10-22 Amphenol Corporation Mating backplane for high speed, high density electrical connector
US11765813B2 (en) 2016-03-08 2023-09-19 Amphenol Corporation Backplane footprint for high speed, high density electrical connectors
US10993314B2 (en) 2016-03-08 2021-04-27 Amphenol Corporation Backplane footprint for high speed, high density electrical connectors
US10201074B2 (en) 2016-03-08 2019-02-05 Amphenol Corporation Backplane footprint for high speed, high density electrical connectors
US10485097B2 (en) 2016-03-08 2019-11-19 Amphenol Corporation Backplane footprint for high speed, high density electrical connectors
US10638599B2 (en) 2016-03-08 2020-04-28 Amphenol Corporation Backplane footprint for high speed, high density electrical connectors
US11553589B2 (en) 2016-03-08 2023-01-10 Amphenol Corporation Backplane footprint for high speed, high density electrical connectors
US20170265296A1 (en) * 2016-03-08 2017-09-14 Amphenol Corporation Backplane footprint for high speed, high density electrical connectors
US11805595B2 (en) 2016-03-08 2023-10-31 Amphenol Corporation Backplane footprint for high speed, high density electrical connectors
US11096270B2 (en) 2016-03-08 2021-08-17 Amphenol Corporation Backplane footprint for high speed, high density electrical connectors
US10187972B2 (en) * 2016-03-08 2019-01-22 Amphenol Corporation Backplane footprint for high speed, high density electrical connectors
WO2017190068A1 (en) * 2016-04-29 2017-11-02 Arista Networks, Inc. Connector for printed circuit board
US10251270B2 (en) * 2016-09-15 2019-04-02 Innovium, Inc. Dual-drill printed circuit board via
US20190208632A1 (en) * 2018-01-04 2019-07-04 Dell Products, L.P. Stepped vias for next generation speeds
US10667393B2 (en) * 2018-01-04 2020-05-26 Dell Products, L.P. Stepped vias for next generation speeds
CN112425274A (en) * 2018-06-11 2021-02-26 安费诺有限公司 Backplane footprint for high speed, high density electrical connector
US11758656B2 (en) * 2018-06-11 2023-09-12 Amphenol Corporation Backplane footprint for high speed, high density electrical connectors
US20210315102A1 (en) * 2018-06-11 2021-10-07 Amphenol Corporation Backplane footprint for high speed, high density electrical connectors
US11057995B2 (en) * 2018-06-11 2021-07-06 Amphenol Corporation Backplane footprint for high speed, high density electrical connectors
US11742601B2 (en) 2019-05-20 2023-08-29 Amphenol Corporation High density, high speed electrical connector
US11637403B2 (en) 2020-01-27 2023-04-25 Amphenol Corporation Electrical connector with high speed mounting interface
US11637389B2 (en) 2020-01-27 2023-04-25 Amphenol Corporation Electrical connector with high speed mounting interface
CN116321696A (en) * 2023-05-17 2023-06-23 深圳国人无线通信有限公司 PCB (printed circuit board)
CN116321696B (en) * 2023-05-17 2023-08-15 深圳国人无线通信有限公司 PCB (printed circuit board)

Also Published As

Publication number Publication date
CN1329812A (en) 2002-01-02
AU1930000A (en) 2000-06-19
DE69915874T2 (en) 2005-03-03
WO2000033624A1 (en) 2000-06-08
EP1138180B1 (en) 2004-03-24
JP4743965B2 (en) 2011-08-10
CA2352820A1 (en) 2000-06-08
DE69915874D1 (en) 2004-04-29
JP2007243205A (en) 2007-09-20
ATE262775T1 (en) 2004-04-15
JP2011040785A (en) 2011-02-24
EP1138180A1 (en) 2001-10-04
JP2002531960A (en) 2002-09-24
CN1199528C (en) 2005-04-27
JP4669496B2 (en) 2011-04-13

Similar Documents

Publication Publication Date Title
US6181219B1 (en) Printed circuit board and method for fabricating such board
WO2000033624A9 (en) Printed circuit board and method for fabricating such board
US20230238745A1 (en) High-frequency electrical connector
US11805595B2 (en) Backplane footprint for high speed, high density electrical connectors
KR100318567B1 (en) High Performance Electrical Connector
US6872085B1 (en) High speed, high density electrical connector assembly
US4902236A (en) Flex circuit and cable assembly
TWI381590B (en) Electrical connector
US8915756B2 (en) Communication connector having a printed circuit board with thin conductive layers
US3689865A (en) Connector
US8614398B2 (en) Ground termination with dampened resonance
US5399106A (en) High performance electrical connector
US11081822B2 (en) Printed circuit board having commoned ground plane
US20050048817A1 (en) High speed, high density electrical connector
EP0589492A1 (en) Electrical connectors
US7011556B2 (en) Contact module, connector and method of producing said contact module
KR20100054722A (en) High-frequency circuit module
CN102726125B (en) plug-in connector and multilayer circuit board
KR20120105503A (en) Relief plug-in connector and multilayer circuit board
US9560752B2 (en) Printed circuit board having improved characteristic impedance
EP0569528B1 (en) Electrical connector assembly
MXPA01005605A (en) Printed circuit board and method for fabricating such board
JP2000323871A (en) Terminal circuit
CN111602472A (en) Back plate packaging part for high-speed and high-density electric connector

Legal Events

Date Code Title Description
AS Assignment

Owner name: TERADYNE, INC., MASSACHUSETTS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GAILUS, MARK W.;STOKOE, PHILIP T.;COHEN, THOMAS S.;REEL/FRAME:009618/0450

Effective date: 19981130

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: AMPHENOL CORPORATION, CONNECTICUT

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TERADYNE, INC.;REEL/FRAME:017223/0611

Effective date: 20051130

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12