Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS6054769 A
Publication typeGrant
Application numberUS 08/785,618
Publication date25 Apr 2000
Filing date17 Jan 1997
Priority date17 Jan 1997
Fee statusPaid
Publication number08785618, 785618, US 6054769 A, US 6054769A, US-A-6054769, US6054769 A, US6054769A
InventorsShin-puu Jeng
Original AssigneeTexas Instruments Incorporated
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Low capacitance interconnect structures in integrated circuits having an adhesion and protective overlayer for low dielectric materials
US 6054769 A
Abstract
In accordance with the present invention, an improved method and structure is provided for integrating polymer and other low dielectric constant materials, which may have undesirable properties, into integrated circuit structures and processes, especially those requiring multiple levels of interconnect lines. Since the bond is typically weak between low-k materials such as polymers 18 and traditional dielectrics such as SiO2 22, the weak bonding may cause delamination or other problems during subsequent processing. The present invention increases yield and simplifies processing subsequent to application of the low-k material by providing an adhesion/protective layer 20 between the low-k material 18 and the intermetal dielectric 22. A preferred embodiment is a spun-on layer 20 of HSQ cured on a hotplate prior to application of the SiO2 intermetal dielectric.
Images(3)
Previous page
Next page
Claims(16)
What is claimed is:
1. A microelectronic device structure comprising:
(a) a substrate;
(b) interconnects formed on said substrate wherein at least two of said interconnects are located in a critical area,
(c) a low-dielectric material between at least two of said interconnects in said critical area;
(d) an adhesion/protective layer of HSQ on said low-dielectric material; and
(e) a structural dielectric layer formed of a second dielectric material over said adhesion layer on said low dielectric material between said interconnects in said critical area and over said substrate in areas not having interconnects and in any non-critical areas not having low-dielectric material.
2. The microelectronic structure of claim 1, wherein said low-dielectric material provides a dielectric constant of less than 3 in a region between at least two of said interconnects.
3. The microelectronic structure of claim 1, wherein said structural dielectric layer comprises multiple layers of dielectric materials.
4. The microelectronic structure of claim 1, wherein said structural layer is planarized and further comprising one or more additional levels of interconnects above said interconnect lines.
5. A microelectronic device structure comprising:
(a) a substrate;
(b) interconnects formed on said substrate wherein at least two of said interconnects are closely spaced, wherein closely spaced means having a spacing of less than or equal to one and one-half a minimum spacing;
(c) a low-dielectric material between at least two of said interconnects which are closely spaced;
(d) an adhesion/protective layer of HSQ on said low-dielectric material; and
(e) a structural dielectric layer formed of a second dielectric material over said adhesion layer on said low dielectric material between said closely-spaced interconnects.
6. The microelectronic structure of claim 5, wherein said low-dielectric material provides a dielectric constant of less than 3 in a region between at least two of said interconnects.
7. The microelectronic structure of claim 5, also comprising a liner layer over said conductive interconnect lines and below said low dielectric constant material.
8. The microelectronic structure of claim 5, wherein said structural dielectric material is SiO2.
9. The microelectronic structure of claim 5, wherein said structural layer is planarized and further comprising one or more additional levels of interconnects above said interconnect lines.
10. The microelectronic structure of claim 5, wherein said structural dielectric layer comprises multiple layers of dielectric materials.
11. The microelectronic structure of claim 7, wherein said liner layer material is selected from the group consisting of: silicon dioxide, nitrogen doped silicon dioxide, and boron doped silicone dioxide.
12. The microelectronic device of claim 5, wherein said low dielectric constant material is selected from the group consisting of: Polyimide, Polysilsequioxane, Benzocyclobutene, Parylene N, Florinated polyimide, Parylene F, Parylene co-polymers, Poly-naphthalene, Amorphous Telflon, Polymer foams, Aerogel, Xerogel organic SOG.
13. A microelectronic device structure comprising:
(a) a substrate;
(b) interconnects formed on said substrate wherein at least two of said interconnects are closely spaced, wherein closely spaced means having a spacing of less than or equal to one and one-half a minimum spacing;
(c) a low-dielectric material which provides a dielectric constant of less than 3 in a region between at least two of said interconnects which are closely spaced, wherein said low dielectric constant material is selected from the group consisting of: Polyimide, Polysilsequioxane, Benzocyclobutene, Parylene N, Florinated polyimide, Parylene F, Parylene co-polymers, Poly-naphthalene, Amorphous Telflon, Polymer foams, Aerogel, Xerogel organic SOG;
(d) an adhesion/protective layer of HSQ on said low-dielectric material; and
(e) a structural dielectric layer formed of a second dielectric material over said adhesion layer on said low dielectric material between said closely-spaced interconnects.
14. The microelectronic structure of claim 13, further comprising a liner layer over said conductive interconnect lines and below said low dielectric constant material.
15. The microelectronic structure of claim 14, wherein said liner layer material is selected from the group consisting of: silicon dioxide, nitrogen doped silicon dioxide, and boron doped silicone dioxide.
16. The microelectronic structure of claim 13, wherein said structural layer is planarized SiO2 and further comprising one or more additional levels of interconnects above said interconnect lines.
Description
CROSS-REFERENCES TO RELATED APPLICATIONS

The following co-assigned previously filed applications are related to the instant application and are incorporated herein by reference.

______________________________________Application    TI Case   Filing Date                        Title______________________________________S/N 08/137,658    TI-18509  10/15/93  Planarized Structure for                        Line-Line Capacitance                        ReductionS/N 08/298,807    TI-19532  08/03/94  Improving Interconnect                        Capacitance                        Between Metal LeadsS/N 08/455,765    TI-18929AA              05/31/95  A Planarized Multi-Level                        Interconnect Scheme With                        Embedded Low-Dielectric                        Constant InsulatorsS/N 60/005132    TI-20784  10/12/95  A Low Capacitance Inter-                        connect Structure For                        Integrated CircuitsS/N 60/007,053    TI-20907  10/25/95  Highly Thermally                        Conductive Interconnect                        StructureS/N 60/  TI-21909  12/04/95  A Low Capacitance Inter-                        connect Structure For                        Integrated Circuits                        Using Decomposed                        Polymers______________________________________
FIELD OF THE INVENTION

This invention generally relates to structures for reducing capacitance between closely spaced interconnect lines of integrated circuits. More particularly, it relates to a method of improving adhesion between low dielectric constant materials and traditional intermetal dielectric materials and protecting the low dielectric material from subsequent processes.

BACKGROUND OF THE INVENTION

Integrated circuits have continued to shrink in size and increase in complexity with each new generation of devices. As a result, integrated circuits increasingly require very close spacing of interconnect lines and many now require multiple levels of metalization, as many as five, to interconnect the various circuits on the device. Since closer spacing increases capacitance between adjacent lines, as the device geometries shrink and densities increase capacitance and cross talk between adjacent lines becomes more of a problem. Therefore, it becomes increasingly more desirable to use lower dielectric materials to offset this trend and thereby lower capacitance between closely spaced interconnects.

Interconnect capacitance has two components: the line-to-substrate, or line-to-ground capacitance and line-line capacitance. For ultra large scale integration at 0.25 micron design rules and beyond, performance is dominated by interconnect RC delay, with line-to-line capacitance being the dominant contributor to total capacitance. For example, theoretical modeling has shown that when the width/spacing is scaled down below 0.3 micron, the interlayer capacitance is so small that total capacitance is dictated by the line-to-line capacitance, which constitutes more than 90% of the total interconnect capacitance. Therefore, a reduction of the line-line capacitance alone will provide a dramatic reduction in total capacitance.

The intermetal dielectric (IMD) of the prior art is typically SiO2 which has a dielectric constant of about 4.0. It would be desirable to replace this material with a material having a lower dielectric constant. As used herein, low dielectric constant or low-k means a material having a dielectric constant of lower than 4 and preferably lower than 3 and most preferably about 2 or lower. Unfortunately, materials having a lower dielectric constant have characteristics that make them difficult to integrate into existing integrated circuit structures and processes. Many polymeric materials such as polysilsequioxane, parylene, polyimide, benzocyclobutene and amorphous Teflon have lower dielectric constants (lower permitivities). Compared to SiO2, these low-k materials may have low mechanical strength, poor dimensional stability, poor temperature stability, high moisture absorption and permeation, poor adhesion, large thermal expansion coefficient and/or an unstable stress level. Because of these attributes, the use of polymer or other low dielectric materials as a stand alone replacement for SiO2 in integrated circuit processes or structures is very difficult if not impossible.

An earlier application, by Havemann, SN 08/250,142 assigned to Texas Instruments Inc. and incorporated herein by reference, disclosed a two-step metal etch process for selectively filling the gaps of narrowly spaced interconnects to reduce capacitance in VLSI circuits while using a structurally sturdy interlevel dielectric in non-critical areas.

Another application by applicant herein, SN 08/202,057, assigned to Texas Instruments Inc. and incorporated herein by reference, disclosed a method for filling narrow gaps with low dielectric constant materials.

SUMMARY OF THE INVENTION

In accordance with the present invention, an improved method and structure is provided for integrating polymer and other low dielectric constant materials, which may have undesirable properties such as those discussed above, into integrated circuit structures and processes, especially those requiring multiple levels of interconnect lines. Since the bond is typically weak between low-k materials such as polymers and traditional dielectrics such as SiO2, the weak bonding may cause delamination or other problems during subsequent processing. The present invention increases yield and simplifies processing subsequent to application of the low-k material by providing an adhesion layer between the low-k material and the intermetal dielectric. This layer also serves to protect the low-k material from highly oxidizing environments such as plasma CVD SiO2 deposition.

The present invention also facilitates combining the advantages of traditional intermetal dielectrics such as SiO2 and low dielectric constant materials. In preferred embodiments, the present invention is combined with the methods of the above referenced applications. These applications include methods to selectively place the low-k material in critical areas of the device where low-k materials are needed. Since the interlayer dielectric is still mostly comprised of a traditional dielectrics many of the problems discussed above are alleviated. Structural stability, adhesion, thermal conductivity etc. are provided by the SiO2 or other suitable dielectric.

In a preferred embodiment, interconnect lines are first patterned and etched. A low-k material is spun across the surface of the wafer to fill areas between interconnect lines. The critical areas, those narrowly spaced interconnects where the low-k material is to remain, are masked off with resist. The low-k material in non-critical and/or widely spaced areas is then etched away, leaving the possibly problematic but desirable low-k material in those areas where needed. Hydrogen silsesquioxane (HSQ) is spun on to the surface of the low-k material and heated on a hot plate to cure. The chemical formula of HSQ as used in this preferred embodiment is (HSiO1.5)2n, where n≧3. The cured HSQ film is substantially free of organic components. An intermetal dielectric layer such as SiO2 can then be applied to fill the remaining areas and provide spacing between metal layers. After planarization, the process steps can be repeated for multiple interconnect layers.

An advantage for an embodiment of this invention is the low-k material such as polymers can be used with traditional intermetal dielectrics without failure of the bonding between those intermetal dielectrics and the low-k polymer materials.

An additional advantage for an embodiment of this invention is the inorganic adhesion layer protects low-k polymers under highly oxidizing environments such as plasma CVD SiO2 deposition.

Another advantage of an embodiment of this invention is that the low dielectric constant of HSQ reduces the line-to-ground capacitance.

An additional advantage of this invention is standard metal etching processes can be used and precise etching techniques may not be needed.

BRIEF DESCRIPTION OF THE DRAWINGS

The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as other features and advantages thereof, will be best understood by reference to the detailed description which follows, read in conjunction with the accompanying drawings, wherein:

FIG. 1 Represents a cross-sectional view of a preferred embodiment of the present invention;

FIG. 2a-e Shows the steps to fabricate the preferred embodiment of FIG. 1; and

FIG. 3a-e Represents a cross-sectional view of another preferred embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The preferred embodiments of the present invention are best understood by referring to FIGS. 1-3 of the drawings, like numerals are used for like and corresponding parts of the various drawings.

With reference to FIG. 1, there is shown an embodiment of the present invention, wherein a low-k material 18 is deposited between interconnect lines 14 on a semiconductor substrate 10. The low-k material may be applied by one of several methods known in the art and by those listed in the above referenced applications. An adhesion/protection layer 20 covers the low-k material to provide a good interface to the intermetal dielectric. Above the adhesion layer 20 is a planarized interlayer dielectric. The structure may then be repeated for multi-level interconnects.

With reference to FIGS. 2a-2e, there is shown a sequence of steps for forming an embodiment of the present invention which is represented by the completed structure shown in FIG. 1. FIG. 2a illustrates a semiconductor substrate 10 covered with a layer of dielectric 12. The illustrated embodiment of the present invention is directed to reducing capacitance between interconnections on an integrated circuit. Since these interconnections are typically located over the top of active devices fabricated on the surface of a wafer of semiconducting material such as silicon crystal, semiconductor substrate 10 will normally include several layers of various semiconductor materials which make up the active components of the semiconductor device. For simplicity, these layers and devices are not shown in the illustrations. Dielectric layer 12 may be any material suitable for insulating metal interconnect lines 14 from components or other materials in layers below and shown lumped together as semiconductor substrate 10.

Interconnect lines are preferably formed by depositing a layer of aluminum on a preferably planer dielectric layer 12. The aluminum may be masked with a resist, patterned and etched with one of several methods known in the art. This procedure results in the metal connecting lines 14 as shown in FIG. 2a. The method of the present invention contemplates using high aspect ratio metal, where the thickness of the interconnect metal is greater than the width. The high aspect ratio interconnects are useful to reduce line resistance while maintaining close spacing for high density circuits. Connection between the interconnects and the circuits below is represented by the via and plug 16. The number and location of vias is determined by the underlying circuit design.

FIG. 2b shows a low dielectric constant polymer material 18 applied between the interconnects 14 on the surface of the wafer. The polymer material 18 is applied in sufficient thickness to fill critical areas between the metal interconnects 14, shown in FIG. 2b. In a preferred embodiment, the low-k material is applied by vapor deposition and then etched back to result in the structure shown in FIG. 2b, which may include some remaining low-k material 18 on the sides of the metal interconnect in non-critical areas as shown. The vapor deposition of polymers and subsequent etch back is disclosed in Ser. No. 08/455,765 (TI-18929AA) by applicant herein. The preferred materials are those listed in the table below, which have a dielectric constant of less than about 3, while the most preferred are polymer materials such as parylene and fluoropolymers.

After application of the polymer material 18, the polymer material is preferably caped with an adhesion layer 20 to prevent or reduce the delamination of the intermetal dielectric, typically plasma SiO2 (PETEOS), from the low-k polymer. The adhesion layer also serves to protect the low-k polymer material from the harsh plasma CVD SiO2 deposition environment. The adhesion layer is preferably hydrogen silsesquioxane (HSQ). Since the HSQ is an inorganic dielectric, use of HSQ does not have the "via poisoning" problems associated with prior art structures such as those using organic spin-on-glass (SOG). The present invention is also preferable to prior art adhesion protection layers using organic silane, since silane is generally intolerant and decomposes in the high temperature CVD process and is sometimes difficult to apply in thin monolayers with the proper density and geometry (having the molecules properly aligned at the bonding surface).

The adhesion layer, preferably HSQ, is preferably applied by spin-on coating about 200-3000 Å in thickness. HSQ can be cured by heating on a hot plate to a low temperature of 300 C. for about 10 minutes. Alternatively, HSQ may be applied by evaporating HSQ molecules onto the surface of the substrate. A PETEOS layer applied over metalization and a polymer dielectric using an adhesion layer made from HSQ has been observed to remain intact while being heated to 450 C. in N2 for 30 minutes. The adhesion/protection layer 20 could also comprise CVD SiO2 deposited at a low temperature to protect the low-k material. While this low temperature SiO2 will not provide as much adhesion as HSQ, it does provide good protection to the low-k material.

The adhesion layer is preferably followed by a thick, about 10,000-20,000 Å, SiO2 interlayer dielectric for planarization. After planarization of the interlayer dielectric, the structure is as shown in FIG. 2d. In a preferred embodiment, the interlayer dielectric is SiO2 deposited by plasma enhanced chemical vapor deposition (PECVD) and planarized by chemical mechanical polishing (CMP). As further discussed below, the present invention combines the advantages of SiO2 and low dielectric constant materials by placing the low dielectric material only between tightly spaced lines or critical areas. Since the interlayer dielectric is still mostly comprised of a traditional dielectric such as SiO2, many of the problems discussed above are alleviated. Structural stability, adhesion, thermal conductivity etc. are provided by the SiO2 or other suitable dielectric.

The method of the present invention may be repeated to form multiple levels of interconnects stacked one upon the other. An example of multiple levels is shown in FIG. 2e. Typically multiple level interconnects will necessitate vias 16 and contacts from one level to the next. These vias are usually made after the interlevel dielectric has been applied and planarized in a manner well known in the art.

The present invention also contemplates using an adhesion layer in combination with the structures and techniques disclosed in the previous co-assigned applications listed above. In particular, Ser. No. 60/005132 (TI20784) by applicant herein, disclosed a structure for applying low-k materials in selected critical areas while non-critical or widely spaced areas are filled with a conventional dielectric to give mechanical and thermal stability, adhesion, etc. As used herein, "critical areas" are those areas where capacitance is a problem, e.g. where it is desirable to decrease the capacitance between two adjacent metal leads or interconnects. Capacitance is typically a problem where a combination of close spacing of interconnect lines and the relative high frequency of signals on those interconnect lines lead to crosstalk, signal degradation or increased driver requirements. Thus, at low frequencies a minimum lead spacing, which is the minimum spacing allowed by the process design rules, may not be critical; but at higher frequencies that same spacing becomes critical since the interconnect RC delay time becomes the limiting factor for device performance. Critical areas are therefore dependant on design consideration such as frequency of the signals, minimum design rules, tolerance to capacitance etc. Non-critical areas need not be filled, and preferably are not filled with low-k material. FIG. 3d, further discussed below represents a preferred embodiment after the low-k material 18 is etched from the non-critical areas and the resist 26 has been removed. Etching of the low-k material can be done with either dry or wet etch processes known in the art.

In another preferred embodiment, the low-k material is applied by the spin-on method. In the spin-on method the low-k polymer material is dropped in a liquid form onto the spinning wafer (substrate) and the material disperses across the wafer. In this embodiment of the present invention, the methods of Ser. No. 60/005132 (TI-20784) may be used to place the low-k polymer material between closely spaced interconnects in critical areas. FIG. 3a-e illustrates the steps of this method and structure. FIG. 3a shows a substrate 10 having interconnects formed thereon as discussed above for the previous embodiment. FIG. 3a also shows a liner layer 24. The use of a liner layer 24 is optional depending upon whether the low-k dielectric can be directly applied on the interconnects 14. The liner layer may be an etch stopping layer such as a low-dielectric organic spin-on-glass or silicon oxide. The use of the liner layer with reduced sidewall coverage can also improve the process margin for etchback as discussed in TI 19532. A low-k polymer film is then spun onto the surface of the wafer. Spin-on application typically results in the material being deposited with a varying thickness across the wafer. The thickness of the material usually will be thicker in areas where the width of the gap is narrow as shown in FIG. 3b. The preferred materials are those listed in the table below, which have a dielectric constant of less than about 3, while the most preferred materials are fluoropolymers. Critical areas are then masked 26 as shown in FIG. 3c, and the low-k material in non-critical areas is preferable etched away as shown in FIG. 3d. The adhesion layer 20 may then be applied as discussed above and shown in FIG. 3e. An interdielectric 22 is then preferably applied and planarized as discussed above and shown in FIG. 3e.

The sole Table, below, provides an overview of some embodiments and the drawings.

              TABLE______________________________________  Preferred orDrawing  Specific               Other AlternateElement  Examples   Generic Term                         Examples______________________________________10     Silicon    Substrate or                         GaAs  Substrate  Wafer12     Silicon Oxide             Buffer Layer14     Aluminum   Interconnect                         TiN/Al/TiN, Cu             Line16     Tungsten   Via         Aluminum18     Polymer    Low Dielectric                         Parylene-C, Parylene-N,             Constant    Parylene co-polymers,             Material    Teflon, Polyimide,                         Fluorinated Polyimide,                         Benzocyclobutene,                         Fluorinated benzo-                         cyclobutene, Organic                         SOG.20     HSQ        Adhesion Layer                         Low Temperature SiO222     SiO2  Inter-metal Fluorinated SiO2,             Dielectric  Diamond, or other                         dielectrics with good                         mechanical strength.24     Silicon Oxide             Liner26     Photoresist             Mask______________________________________

While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4843034 *23 May 198827 Jun 1989Massachusetts Institute Of TechnologyFabrication of interlayer conductive paths in integrated circuits
US4851362 *24 Aug 198825 Jul 1989Oki Electric Industry Co., Ltd.Method for manufacturing a semiconductor device
US4879258 *31 Aug 19887 Nov 1989Texas Instruments IncorporatedIntegrated circuit planarization by mechanical polishing
US4986878 *19 Jul 198822 Jan 1991Cypress Semiconductor Corp.Complete removal of spun-on glass with mild potassium hydroxide solution
US5073814 *2 Jul 199017 Dec 1991General Electric CompanyMulti-sublayer dielectric layers
US5155576 *27 Mar 199113 Oct 1992Nec CorporationSemiconductor integrated circuit having a multilayer wiring structure
US5231043 *21 Aug 199127 Jul 1993Sgs-Thomson Microelectronics, Inc.Contact alignment for integrated circuits
US5233224 *14 May 19913 Aug 1993Canon Kabushiki KaishaElectrode having an improved configuration for a semiconductor element
US5302233 *19 Mar 199312 Apr 1994Micron Semiconductor, Inc.Method for shaping features of a semiconductor structure using chemical mechanical planarization (CMP)
US5310700 *26 Mar 199310 May 1994Integrated Device Technology, Inc.Vapor deposition of insulating and conducting layers, masking and etching
US5336368 *8 Jul 19939 Aug 1994General Electric CompanyMethod for depositing conductive metal traces on diamond
US5352493 *3 May 19914 Oct 1994Veniamin DorfmanMethod for forming diamond-like nanocomposite or doped-diamond-like nanocomposite films
US5356513 *22 Apr 199318 Oct 1994International Business Machines CorporationPolishstop planarization method and structure
US5366850 *14 Apr 199322 Nov 1994Industrial Technology Research InstituteSubmicron planarization process with passivation on metal line
US5376591 *8 Jun 199227 Dec 1994Semiconductor Process Laboratory Co., Ltd.Method for manufacturing semiconductor device
US5391921 *29 Jun 199321 Feb 1995Nec CorporationSemiconductor device having multi-level wiring
US5407860 *27 May 199418 Apr 1995Texas Instruments IncorporatedMethod of forming air gap dielectric spaces between semiconductor leads
US5413962 *15 Jul 19949 May 1995United Microelectronics CorporationMulti-level conductor process in VLSI fabrication utilizing an air bridge
US5461003 *27 May 199424 Oct 1995Texas Instruments IncorporatedMultilevel interconnect structure with air gaps formed between metal leads
US5486493 *26 Apr 199523 Jan 1996Jeng; Shin-PuuPlanarized multi-level interconnect scheme with embedded low-dielectric constant insulators
US5512775 *7 Jun 199530 Apr 1996Texas Instruments IncorporatedLow dielectric constant insulation in VLSI applications
US5789819 *7 Jun 19954 Aug 1998Texas Instruments IncorporatedLow dielectric constant material for electronics applications
US5818111 *21 Mar 19976 Oct 1998Texas Instruments IncorporatedLow capacitance interconnect structures in integrated circuits using a stack of low dielectric materials
DE3637513A1 *4 Nov 198611 May 1988Semikron Elektronik GmbhMethod of producing finely structured contact electrodes of power semiconductor components
EP0333132A2 *14 Mar 198920 Sep 1989Nec CorporationSemiconductor device having multilayered wiring structure with a small parasitic capacitance
EP0411795A1 *20 Jul 19906 Feb 1991AT&T Corp.Anisotropic deposition of silicon dioxide
EP0411795B1 *20 Jul 199027 Sep 1995AT&T Corp.Anisotropic deposition of silicon dioxide
EP0420405A2 *10 Aug 19903 Apr 1991Delco Electronics CorporationIntegrated circuit comprising interconnections
EP0476625A2 *18 Sep 199125 Mar 1992Nec CorporationA semiconductor device comprising interconnections
EP0660409A1 *6 Dec 199428 Jun 1995AT&T GLOBAL INFORMATION SOLUTIONS INTERNATIONAL INC.Method for fabricating integrated circuits
JPH03203240A * Title not available
JPH05267290A * Title not available
JPS5966171A * Title not available
JPS60143619A * Title not available
JPS62268144A * Title not available
JPS63179548A * Title not available
Non-Patent Citations
Reference
1Gretchen M. Adema, et al. "Passivation Schemes for Copper/Polymer Thin Film Interconnections Used in Multichip Modules", 1992 IEEE, pp. 776-782.
2 *Gretchen M. Adema, et al. Passivation Schemes for Copper/Polymer Thin Film Interconnections Used in Multichip Modules , 1992 IEEE, pp. 776 782.
3 *IBMTDB, Multilevel Interconnect Structure, vol. 34, No. 9, Feb. 1992, p. 220.
4Joel r. Wiesner, "Gap Filling of Multilevel Metal Interconnects with 0.25-um Geometries", Oct. 1993, Solid State Technology, pp. 63-64.
5 *Joel r. Wiesner, Gap Filling of Multilevel Metal Interconnects with 0.25 um Geometries , Oct. 1993, Solid State Technology, pp. 63 64.
6M. A. Hartney, et al. "Oxygen Plasma Etching for Resist Stripping and Multilayer Lithography", J. Vac. Sci. Technol. B. vol. 7, No. 1, Jan./Feb. 1989, pp. 1-11.
7 *M. A. Hartney, et al. Oxygen Plasma Etching for Resist Stripping and Multilayer Lithography , J. Vac. Sci. Technol. B. vol. 7, No. 1, Jan./Feb. 1989, pp. 1 11.
8 *Shin Puu Jeng, et al. A Planarized Multilevel Interconnect Scheme With Embedded Low Dielectric Constant Polymers for Sub Quarter Micro Applications , 1994 Symposium on VLSI Technology Digest of Technical Papers, pp. 73 74.
9Shin-Puu Jeng, et al. "A Planarized Multilevel Interconnect Scheme With Embedded Low-Dielectric-Constant Polymers for Sub-Quarter-Micro Applications", 1994 Symposium on VLSI Technology Digest of Technical Papers, pp. 73-74.
10V.Grewal, et al. "A Novel Multilevel Metallization Technique for Advanced CMOS and Bipolar Integrated Circuits", V-MIC Conf. Jun. 9-10, 1986 pp. 107-113.
11 *V.Grewal, et al. A Novel Multilevel Metallization Technique for Advanced CMOS and Bipolar Integrated Circuits , V MIC Conf. Jun. 9 10, 1986 pp. 107 113.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6153512 *12 Oct 199928 Nov 2000Taiwan Semiconductor Manufacturing CompanyProcess to improve adhesion of HSQ to underlying materials
US6187663 *19 Jan 199913 Feb 2001Taiwan Semiconductor Manufacturing CompanyMethod of optimizing device performance via use of copper damascene structures, and HSQ/FSG, hybrid low dielectric constant materials
US6211561 *16 Nov 19983 Apr 2001Conexant Systems, Inc.Interconnect structure and method employing air gaps between metal lines and between metal layers
US6316833 *5 May 199913 Nov 2001Nec CorporationSemiconductor device with multilayer interconnection having HSQ film with implanted fluorine and fluorine preventing liner
US6452274 *16 Nov 199817 Sep 2002Sony CorporationSemiconductor device having a low dielectric layer as an interlayer insulating layer
US64586914 Apr 20011 Oct 2002Advanced Micro Devices, Inc.Dual inlaid process using an imaging layer to protect via from poisoning
US65897114 Apr 20018 Jul 2003Advanced Micro Devices, Inc.Dual inlaid process using a bilayer resist
US6599826 *19 Jun 200129 Jul 2003United Microelectronics Corp.Method for fabricating a low dielectric constant material layer
US6657302 *17 Dec 19992 Dec 2003Agere Systems Inc.Integration of low dielectric material in semiconductor circuit structures
US6734562 *10 Jan 200011 May 2004Micron Technology, Inc.Integrated circuit device structure including foamed polymeric material
US6765294 *20 Jan 200020 Jul 2004Nec Electronics CorporationSemiconductor device including dual-damascene structure and method for manufacturing the same
US6777320 *13 Nov 199817 Aug 2004Intel CorporationIn-plane on-chip decoupling capacitors and method for making same
US6891237 *27 Jun 200010 May 2005Lucent Technologies Inc.Organic semiconductor device having an active dielectric layer comprising silsesquioxanes
US6949831 *13 Jul 200427 Sep 2005Intel CorporationIn-plane on-chip decoupling capacitors and method for making same
US696715511 Jul 200322 Nov 2005Taiwan Semiconductor Manufacturing Company, Ltd.Adhesion of copper and etch stop layer for copper alloy
US70568229 Oct 20006 Jun 2006Newport Fab, LlcMethod of fabricating an interconnect structure employing air gaps between metal lines and between metal layers
US718966325 Jan 200513 Mar 2007Lucent Technologies Inc.Organic semiconductor device having an active dielectric layer comprising silsesquioxanes
US7229910 *1 May 200212 Jun 2007Nec Electronics CorporationMethod of producing a semiconductor device having a multi-layered insulation film
US7393795 *1 Feb 20061 Jul 2008Applied Materials, Inc.Methods for post-etch deposition of a dielectric film
US744302911 Aug 200528 Oct 2008Taiwan Semiconductor Manufacturing Company, Ltd.Adhesion of copper and etch stop layer for copper alloy
US7547579 *6 Apr 200016 Jun 2009Micron Technology, Inc.Underfill process
US755703521 May 20047 Jul 2009Advanced Micro Devices, Inc.Method of forming semiconductor devices by microwave curing of low-k dielectric films
US7582554 *16 May 20071 Sep 2009Elpida Memory, Inc.Method for manufacturing semiconductor device
US7602048 *9 May 200113 Oct 2009Nec Electronics CorporationSemiconductor device and semiconductor wafer having a multi-layered insulation film
US76747212 May 20079 Mar 2010Nec Electronics CorporationSemiconductor device, semiconductor wafer, and methods of producing same device and wafer
US781628015 Jan 200919 Oct 2010Nec Electronics CorporationSemiconductor device, semiconductor wafer, and methods of producing the same device and wafer
US818796419 Oct 200929 May 2012Infineon Technologies AgIntegrated circuit device and method
WO2002069368A2 *20 Feb 20026 Sep 2002IbmMultiple material stacks with a stress relief layer between a metal structure and a passivation layer and method
Classifications
U.S. Classification257/758, 257/748, 257/E23.144, 257/759, 257/760, 257/E23.167
International ClassificationH01L23/532, H01L23/522
Cooperative ClassificationH01L23/5222, H01L23/5329
European ClassificationH01L23/532N, H01L23/522C
Legal Events
DateCodeEventDescription
23 Sep 2011FPAYFee payment
Year of fee payment: 12
14 Sep 2007FPAYFee payment
Year of fee payment: 8
26 Sep 2003FPAYFee payment
Year of fee payment: 4
17 Jan 1997ASAssignment
Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:JENG, SHIN-PUU;REEL/FRAME:008388/0184
Effective date: 19960213