US5859760A - Microelectronic capacitors having tantalum pentoxide dielectrics and oxygen barriers - Google Patents

Microelectronic capacitors having tantalum pentoxide dielectrics and oxygen barriers Download PDF

Info

Publication number
US5859760A
US5859760A US08/843,799 US84379997A US5859760A US 5859760 A US5859760 A US 5859760A US 84379997 A US84379997 A US 84379997A US 5859760 A US5859760 A US 5859760A
Authority
US
United States
Prior art keywords
film
tantalum pentoxide
microelectronic
conductive electrode
silicon oxynitride
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/843,799
Inventor
In-sung Park
Kyung-hoon Kim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mosaid Technologies Inc
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Priority to US08/843,799 priority Critical patent/US5859760A/en
Application granted granted Critical
Publication of US5859760A publication Critical patent/US5859760A/en
Assigned to MOSAID TECHNOLOGIES INCORPORATED reassignment MOSAID TECHNOLOGIES INCORPORATED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SAMSUNG ELECTRONICS CO., LTD.
Assigned to ROYAL BANK OF CANADA reassignment ROYAL BANK OF CANADA U.S. INTELLECTUAL PROPERTY SECURITY AGREEMENT (FOR NON-U.S. GRANTORS) - SHORT FORM Assignors: 658276 N.B. LTD., 658868 N.B. INC., MOSAID TECHNOLOGIES INCORPORATED
Assigned to CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC. reassignment CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: MOSAID TECHNOLOGIES INCORPORATED
Assigned to CONVERSANT IP N.B. 868 INC., CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., CONVERSANT IP N.B. 276 INC. reassignment CONVERSANT IP N.B. 868 INC. RELEASE OF SECURITY INTEREST Assignors: ROYAL BANK OF CANADA
Assigned to CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC. reassignment CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC. CHANGE OF ADDRESS Assignors: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
Assigned to CPPIB CREDIT INVESTMENTS INC., AS LENDER, ROYAL BANK OF CANADA, AS LENDER reassignment CPPIB CREDIT INVESTMENTS INC., AS LENDER U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS) Assignors: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
Anticipated expiration legal-status Critical
Assigned to CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC. reassignment CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC. RELEASE OF U.S. PATENT AGREEMENT (FOR NON-U.S. GRANTORS) Assignors: ROYAL BANK OF CANADA, AS LENDER
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40—Capacitors

Definitions

  • This invention relates to microelectronic structures, and more particularly to microelectronic capacitors.
  • Microelectronic capacitors are becoming increasingly important in microelectronic devices.
  • microelectronic capacitors are widely used in integrated circuit memory devices, such as dynamic random access memory (DRAM) devices.
  • DRAM dynamic random access memory
  • memory devices having larger per-unit area capacitance are often needed to compensate for the reduced capacitor size.
  • much research has been performed to obtain larger capacitance in submicron devices.
  • a capacitor includes first and second spaced-apart conductive electrodes with a dielectric therebetween.
  • the first conductive electrode is often referred to as a storage electrode and the second conductive electrode is often referred to as a plate electrode.
  • Ta 2 O 5 tantalum pentoxide
  • FIGS. 1A-1C are cross-sectional views illustrating a conventional microelectronic capacitor including a tantalum pentoxide dielectric during intermediate fabrication steps.
  • a capacitor is formed on a semiconductor substrate 11 and is preferably formed on an interlayer insulation layer 13 on the semiconductor substrate 11.
  • a contact hole 14 in the interlayer insulation layer 13 may be provided.
  • Storage electrode 15 may extend through the contact hole 14 to contact a microelectronic device in the semiconductor substrate 11 (not shown).
  • a nitride film 17 is formed on storage electrode 15 for purposes which will be described below.
  • a dielectric film 19 comprising tantalum pentoxide is then formed on nitride layer 17.
  • a plate electrode 20 is formed on dielectric film 19 to complete the capacitor.
  • an insulation material is deposited on a semiconductor substrate 11 having a transistor or other active device (not shown) therein.
  • a contact hole 14 and an interlayer insulation layer 13 are formed, for example, by etching the insulation material to expose the face of the semiconductor substrate 11.
  • the source region of a transistor may be exposed.
  • a conductive material is then deposited on the interlayer insulation layer 13.
  • the conductive material fills the contact hole 14.
  • the conductive material is then etched to form the storage electrode 15 over the contact hole 14.
  • the conductive material may include for example silicon, polysilicon, amorphous silicon, and/or other conventional conductive materials.
  • the nitride film 17 acts as an oxygen barrier.
  • the nitride film 17 may be formed by nitrating the surface of the storage electrode 15 using ammonia.
  • the purpose of the nitride film 17 is to reduce, and preferably prevent, the growth of an oxide film between the storage electrode 15 and the dielectric film which is subsequently formed.
  • Dielectric film 19 is preferably tantalum pentoxide.
  • the semiconductor substrate 11, including the dielectric film 19 is then thermally treated using dry oxygen (O 2 ).
  • the dry O 2 treatment reduces or prevents leakage current from increasing due to oxygen vacancies in the dielectric film 19.
  • the dry O 2 treatment is preferably performed at 800° C. for 30 minutes.
  • a plate electrode 20 is then formed on tantalum pentoxide film 19 using conventional methods.
  • a silicon oxynitride (SiON) film as an oxygen barrier between a storage electrode and a tantalum pentoxide (Ta 2 O 5 ) dielectric film of a microelectronic capacitor.
  • the silicon oxynitride film acts as an oxygen barrier which can be stronger than a conventional nitride film.
  • the dielectric film can be made thinner.
  • the surface of a conductive electrode on a microelectronic substrate is nitrated.
  • the nitrated surface of the conductive electrode is then oxidized.
  • the nitrating and oxidizing steps may collectively form a film of silicon oxynitride on the conductive electrode.
  • a tantalum pentoxide film is then formed on the oxidized and nitrated surface of the conductive electrode. It has been found that residual ammonia radicals which remain on the nitrated surface of the conductive electrode are reduced or eliminated during the oxidizing step, thus reducing damage to the dielectric film. Accordingly, leakage current characteristics can be improved.
  • the tantalum pentoxide film forming step is followed by the step of thermally treating the tantalum pentoxide film in the presence of oxygen gas.
  • the oxygen treatment prevents leakage current from increasing due to oxygen vacancies in the dielectric.
  • Nitration may be performed using a rapid thermal processing system or a conventional furnace.
  • the nitrated microelectronic substrate is preferably transferred to a nitration and/or oxidizing station under a vacuum load lock and/or using a nitrogen purge.
  • the nitration is preferably performed at a temperature of about 800° C. to about 900° C. for times of about 10 seconds to about 200 seconds.
  • Nitration is preferably performed using NH 3 , N 2 O, N 2 , other nitrogen containing gases, or combinations thereof.
  • a microelectric capacitor according to the invention includes a conductive electrode on a microelectronic substrate.
  • a silicon oxynitride layer is provided on the conductive electrode opposite the microelectronic substrate.
  • a tantalum pentoxide layer is provided on the silicon oxynitride layer, opposite the conductive electrode.
  • a second conductive electrode is provided on the tantalum pentoxide layer opposite the silicon oxynitride layer. High performance microelectronic capacitors are thereby provided.
  • FIGS. 1A-1C are cross-sectional views illustrating a conventional microelectronic capacitor during intermediate fabrication steps.
  • FIGS. 2A-2C are cross-sectional views of a microelectronic capacitor according to the present invention during intermediate fabrication steps.
  • FIGS. 3A and 3B graphically illustrate a distribution of equivalent thicknesses of oxide (TOXEQS) and leakage current distribution when a voltage of 1.5 V is applied to a capacitor including a dielectric film of Ta 2 O 5 at a thickness of 85 ⁇ on a storage electrode, formed under various conditions;
  • FIGS. 4A and 4B graphically illustrate a distribution of TOXEQs and leakage current distribution when a voltage of 1.5 V is applied to a capacitor including a dielectric film of Ta 2 O 5 at a thickness of 100 ⁇ on a storage electrode, formed under various conditions;
  • FIGS. 5A and 5B graphically illustrate a distribution of TOXEQs and leakage current distribution when a voltage of 1.5 V is applied to a capacitor including dielectric film of Ta 2 O 5 at a thickness of 125 ⁇ on a storage electrode, formed under various conditions.
  • FIGS. 2A-2C are cross-sectional views illustrating a microelectronic capacitor according to the present invention, during intermediate fabrication steps.
  • the completed microelectronic capacitor shown in FIG. 2C includes an interlayer insulation layer 23 on a semiconductor substrate 21.
  • a contact hole 24 is formed in insulation layer 23.
  • a storage electrode 25 on insulation layer 23 fills the contact hole 24.
  • a silicon oxynitride oxygen barrier film 27 is provided on storage electrode 25.
  • a tantalum pentoxide dielectric film 29 is provided on silicon oxynitride layer 27.
  • a conventional plate electrode 30 is provided on the tantalum pentoxide film 29.
  • an insulation material is deposited on a semiconductor substrate 21, including a transistor therein (not shown). Then, a contact hole 24 is formed in the insulation material for example, by etching, to expose a source region (not shown) of a transistor or another microelectronic region.
  • the interlayer insulation layer 23 having a contact hole 24 therein is thereby formed.
  • a conductive material is then formed, for example by deposition, on the interlayer insulation layer 23 to fill the contact hole 24.
  • a storage electrode 25 is then formed over the contact hole 24, for example, by etching the conductive material.
  • the conductive material is preferably a material containing silicon, for example, polysilicon or amorphous silicon. However, other conductive materials and/or combinations thereof may be used.
  • an oxygen barrier film 27 is formed of silicon oxynitride (SiON), for example by sequentially nitrating and oxidizing the surface of the storage electrode 25.
  • the nitration is preferably performed by rapid thermal processing (RTP), using ammonia (NH 3 ) gas at about 800° C. to about 900° C. for about 10 seconds to about 200 seconds.
  • RTP rapid thermal processing
  • NH 3 ammonia
  • a film of silicon nitride (Si 3 N 4 ) also referred to hereto as a nitride film, is formed on storage electrode 25.
  • a film of silicon nitride (Si 3 N 4 ) also referred to hereto as a nitride film, is formed on storage electrode 25.
  • N 2 O, N 2 and/or other nitrogen containing gases may be used.
  • an oxidation is then performed using oxygen (O 2 ) gas, preferably under the same conditions as those for the nitration.
  • the oxidation removes residual ammonia radicals which remain on the surface of the nitride film after the nitration.
  • the silicon nitride (Si 3 N 4 ) layer is converted to an oxygen barrier 27 of silicon oxynitride.
  • the semiconductor substrate 21 is preferably moved to the station which performs the nitration and/or oxidation processes, using a vacuum load lock.
  • a vacuum load lock is used before nitration and/or oxidation.
  • the vacuum load lock and/or N 2 purge prevents a native oxide film and/or other contaminants from being formed on storage electrode 25 prior to forming the silicon oxynitride film 27.
  • the tantalum pentoxide dielectric film 29 is formed by depositing tantalum pentoxide on the surface of the structure.
  • the semiconductor substrate 21 including the dielectric film 29 is then thermally treated using dry O 2 .
  • a plate electrode 30 is then formed using conventional plate electrode forming steps to thereby complete the capacitor.
  • FIGS. 3A and 3B graphically illustrate a distribution of equivalent thicknesses of oxide (TOXEQs) and a leakage current distribution when a voltage of 1.5 V is applied to the capacitor including a dielectric film of Ta 2 O 5 at a thickness of 85 ⁇ on a storage electrode formed under various conditions.
  • TOXEQs equivalent thicknesses of oxide
  • Reference characters a and b indicate results using conventional technology to form dielectric films by depositing Ta 2 O 5 to a thickness of 85 ⁇ after performing rapid thermal nitration (RTN) on the surface of a storage electrode.
  • RTN rapid thermal nitration
  • Reference character c indicates a dielectric film which is formed according to the present invention by sequentially nitrating the surface of a storage electrode using the RTN method and oxidizing the nitrated surface for a short time (about 60 seconds), thereby forming an oxygen barrier, and then depositing Ta 2 O 5 at a thickness of 85 ⁇ .
  • Reference character d indicates a dielectric film which is formed according to the present invention by sequentially nitrating the surface of a storage electrode using the RTN method and oxidizing the nitrated surface for a relatively long time (about 120 seconds) using a rapid thermal oxidation (RTO) method, thereby forming an oxygen barrier, and then depositing Ta 2 O 5 at a thickness of 85 ⁇ .
  • RTO rapid thermal oxidation
  • FIGS. 4A and 4B graphically illustrate a distribution of TOXEQs and a leakage current distribution when a voltage of 1.5 V is applied to the capacitor including a dielectric film of Ta 2 O 5 at a thickness of 100 ⁇ on a storage electrode formed under various conditions.
  • Reference characters a, b, c, and d indicate the results under the same conditions as those for FIGS. 3A and 3B.
  • FIGS. 5A and 5B graphically illustrate a distribution of TOXEQs and a leakage current distribution when a voltage of 1.5 V is applied to the capacitor including a dielectric film of Ta 2 O 5 at a thickness of 125 ⁇ on a storage electrode formed under various conditions.
  • Reference characters a, b, c, and d indicate the results under the same conditions as those for FIGS. 3A and 3B.
  • the thickness of an equivalent oxide film may be decreased by approximately 2 ⁇ and leakage current may be decreased by approximately 1 ⁇ 10 0 .5 nA/cm 2 by the present invention where nitration and oxidation are sequentially performed on the surface of a storage electrode, compared with the prior art where the surface of the storage electrode was only nitrated. It can also be seen that as the Ta 2 O 5 dielectric film is made thicker, the thickness of an equivalent oxide film and the leakage current also decreases.
  • methods for manufacturing a capacitor according to the present invention which produce an SiON film by nitration and oxidation, can produce an oxygen barrier which is stronger than a conventional nitride film.
  • the thickness of the dielectric film expressed in terms of that of an equivalent oxide film can thus be reduced.
  • Residual NH 3 radical remaining at the surface of the resultant structure after the nitration process can also be reduced or eliminated during the oxidation process, thus reducing damage to the dielectric film.
  • leakage current characteristics can be improved.

Abstract

A microelectronic capacitor is formed by nitrating the surface of a conducting electrode on a microelectronic substrate. The nitrated surface of the conductive electrode is then oxidized. The nitrating and oxidizing steps collectively form a film of silicon oxynitride on the conductive electrode. A tantalum pentoxide film is then formed on the oxidized and nitrated surface of the conductive electrode. The tantalum pentoxide film may then be thermally treated in the presence of oxygen gas. High performance microelectronic capacitors are thereby provided.

Description

This application is a divisional of application Ser. No. 08/709,249, filed Sep. 10, 1996.
FIELD OF THE INVENTION
This invention relates to microelectronic structures, and more particularly to microelectronic capacitors.
BACKGROUND OF THE INVENTION
Microelectronic capacitors are becoming increasingly important in microelectronic devices. For example, microelectronic capacitors are widely used in integrated circuit memory devices, such as dynamic random access memory (DRAM) devices. Moreover, as the integration density of memory devices continues to increase, memory devices having larger per-unit area capacitance are often needed to compensate for the reduced capacitor size. Thus, much research has been performed to obtain larger capacitance in submicron devices.
As is well known to those having skill in the art, a capacitor includes first and second spaced-apart conductive electrodes with a dielectric therebetween. The first conductive electrode is often referred to as a storage electrode and the second conductive electrode is often referred to as a plate electrode.
Efforts have been made to obtain larger capacitance in microelectronic capacitors by increasing the dielectric constant of the dielectric. Many materials have been investigated for their high dielectric constant. For example, tantalum pentoxide (Ta2 O5) has been widely used but has produced problems of unacceptably large leakage current in thin films thereof.
FIGS. 1A-1C are cross-sectional views illustrating a conventional microelectronic capacitor including a tantalum pentoxide dielectric during intermediate fabrication steps. As shown in FIG. 1C, a capacitor is formed on a semiconductor substrate 11 and is preferably formed on an interlayer insulation layer 13 on the semiconductor substrate 11. A contact hole 14 in the interlayer insulation layer 13 may be provided. Storage electrode 15 may extend through the contact hole 14 to contact a microelectronic device in the semiconductor substrate 11 (not shown). A nitride film 17 is formed on storage electrode 15 for purposes which will be described below. A dielectric film 19 comprising tantalum pentoxide is then formed on nitride layer 17. A plate electrode 20 is formed on dielectric film 19 to complete the capacitor.
Referring again to FIGS. 1A-1C, a method of fabricating a conventional integrated circuit capacitor will now be described. As shown in FIG. 1A, an insulation material is deposited on a semiconductor substrate 11 having a transistor or other active device (not shown) therein. Then, a contact hole 14 and an interlayer insulation layer 13 are formed, for example, by etching the insulation material to expose the face of the semiconductor substrate 11. For example, the source region of a transistor (not shown) may be exposed. A conductive material is then deposited on the interlayer insulation layer 13. The conductive material fills the contact hole 14. The conductive material is then etched to form the storage electrode 15 over the contact hole 14. The conductive material may include for example silicon, polysilicon, amorphous silicon, and/or other conventional conductive materials.
Referring now to FIG. 1B, a silicon nitride (Si3 N4) film 17, also referred to herein as a nitride film, is formed on the storage electrode 15. The nitride film 17 acts as an oxygen barrier. The nitride film 17 may be formed by nitrating the surface of the storage electrode 15 using ammonia. As is well known, the purpose of the nitride film 17 is to reduce, and preferably prevent, the growth of an oxide film between the storage electrode 15 and the dielectric film which is subsequently formed.
Referring now to FIG. 1C, a dielectric film 19 is formed. Dielectric film 19 is preferably tantalum pentoxide. The semiconductor substrate 11, including the dielectric film 19 is then thermally treated using dry oxygen (O2). The dry O2 treatment reduces or prevents leakage current from increasing due to oxygen vacancies in the dielectric film 19. The dry O2 treatment is preferably performed at 800° C. for 30 minutes. A plate electrode 20 is then formed on tantalum pentoxide film 19 using conventional methods.
Unfortunately, it has been found that an ammonia (NH3) radical is produced on the surface of the nitride film 17 which may cause damage to the dielectric film 19 and thereby increase the leakage current. Moreover, since the thickness of the dielectric film 19 and the nitride film 17 generally determine the capacitance of the capacitor, the nitride film 17 should be thin. Accordingly, limitations on the thickness of the nitride film 17 may prevent the complete suppression of the growth of the oxide film between the storage electrode 15 and the dielectric film 19. This oxide film therefore increases the thickness of the dielectric film 19 and may reduce the overall capacitance of the capacitor.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide improved microelectronic capacitors.
It is yet another object of the present invention to provide improved microelectronic capacitors having tantalum pentoxide dielectrics.
It is still another object of the present invention to provide microelectronic capacitors which can reduce growth of oxide film between a storage electrode and a tantalum pentoxide dielectric film thereof.
These and other objects are provided, according to the present invention, by forming a silicon oxynitride (SiON) film as an oxygen barrier between a storage electrode and a tantalum pentoxide (Ta2 O5) dielectric film of a microelectronic capacitor. The silicon oxynitride film acts as an oxygen barrier which can be stronger than a conventional nitride film. Thus, the dielectric film can be made thinner.
In a preferred method according to the present invention, the surface of a conductive electrode on a microelectronic substrate is nitrated. The nitrated surface of the conductive electrode is then oxidized. The nitrating and oxidizing steps may collectively form a film of silicon oxynitride on the conductive electrode. A tantalum pentoxide film is then formed on the oxidized and nitrated surface of the conductive electrode. It has been found that residual ammonia radicals which remain on the nitrated surface of the conductive electrode are reduced or eliminated during the oxidizing step, thus reducing damage to the dielectric film. Accordingly, leakage current characteristics can be improved.
According to another aspect of the present invention, the tantalum pentoxide film forming step is followed by the step of thermally treating the tantalum pentoxide film in the presence of oxygen gas. The oxygen treatment prevents leakage current from increasing due to oxygen vacancies in the dielectric.
Nitration may be performed using a rapid thermal processing system or a conventional furnace. The nitrated microelectronic substrate is preferably transferred to a nitration and/or oxidizing station under a vacuum load lock and/or using a nitrogen purge. The nitration is preferably performed at a temperature of about 800° C. to about 900° C. for times of about 10 seconds to about 200 seconds. Nitration is preferably performed using NH3, N2 O, N2, other nitrogen containing gases, or combinations thereof.
A microelectric capacitor according to the invention includes a conductive electrode on a microelectronic substrate. A silicon oxynitride layer is provided on the conductive electrode opposite the microelectronic substrate. A tantalum pentoxide layer is provided on the silicon oxynitride layer, opposite the conductive electrode. A second conductive electrode is provided on the tantalum pentoxide layer opposite the silicon oxynitride layer. High performance microelectronic capacitors are thereby provided.
BRIEF DESCRIPTION OF THE DRAWINGS
FIGS. 1A-1C are cross-sectional views illustrating a conventional microelectronic capacitor during intermediate fabrication steps.
FIGS. 2A-2C are cross-sectional views of a microelectronic capacitor according to the present invention during intermediate fabrication steps.
FIGS. 3A and 3B graphically illustrate a distribution of equivalent thicknesses of oxide (TOXEQS) and leakage current distribution when a voltage of 1.5 V is applied to a capacitor including a dielectric film of Ta2 O5 at a thickness of 85Å on a storage electrode, formed under various conditions;
FIGS. 4A and 4B graphically illustrate a distribution of TOXEQs and leakage current distribution when a voltage of 1.5 V is applied to a capacitor including a dielectric film of Ta2 O5 at a thickness of 100Å on a storage electrode, formed under various conditions; and
FIGS. 5A and 5B graphically illustrate a distribution of TOXEQs and leakage current distribution when a voltage of 1.5 V is applied to a capacitor including dielectric film of Ta2 O5 at a thickness of 125Å on a storage electrode, formed under various conditions.
DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
The present invention now will be described more fully hereinafter with reference co the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. Like numbers refer to like elements throughout.
FIGS. 2A-2C are cross-sectional views illustrating a microelectronic capacitor according to the present invention, during intermediate fabrication steps. The completed microelectronic capacitor shown in FIG. 2C includes an interlayer insulation layer 23 on a semiconductor substrate 21. A contact hole 24 is formed in insulation layer 23. A storage electrode 25 on insulation layer 23 fills the contact hole 24. A silicon oxynitride oxygen barrier film 27 is provided on storage electrode 25. A tantalum pentoxide dielectric film 29 is provided on silicon oxynitride layer 27. A conventional plate electrode 30 is provided on the tantalum pentoxide film 29.
Referring now to FIG. 2A, an insulation material is deposited on a semiconductor substrate 21, including a transistor therein (not shown). Then, a contact hole 24 is formed in the insulation material for example, by etching, to expose a source region (not shown) of a transistor or another microelectronic region. The interlayer insulation layer 23 having a contact hole 24 therein is thereby formed.
A conductive material is then formed, for example by deposition, on the interlayer insulation layer 23 to fill the contact hole 24. A storage electrode 25 is then formed over the contact hole 24, for example, by etching the conductive material. The conductive material is preferably a material containing silicon, for example, polysilicon or amorphous silicon. However, other conductive materials and/or combinations thereof may be used.
Referring now to FIG. 2B, an oxygen barrier film 27 is formed of silicon oxynitride (SiON), for example by sequentially nitrating and oxidizing the surface of the storage electrode 25. The nitration is preferably performed by rapid thermal processing (RTP), using ammonia (NH3) gas at about 800° C. to about 900° C. for about 10 seconds to about 200 seconds. As a result, a film of silicon nitride (Si3 N4), also referred to hereto as a nitride film, is formed on storage electrode 25. It will also be understood that rather than ammonia, N2 O, N2 and/or other nitrogen containing gases may be used.
Still referring to FIG. 2B, an oxidation is then performed using oxygen (O2) gas, preferably under the same conditions as those for the nitration. The oxidation removes residual ammonia radicals which remain on the surface of the nitride film after the nitration. Also, the silicon nitride (Si3 N4) layer is converted to an oxygen barrier 27 of silicon oxynitride.
Referring again to FIGS. 2A and 2B, after storage electrode 25 is formed, the semiconductor substrate 21 is preferably moved to the station which performs the nitration and/or oxidation processes, using a vacuum load lock. Alternatively, an N2 purge is used before nitration and/or oxidation. The vacuum load lock and/or N2 purge prevents a native oxide film and/or other contaminants from being formed on storage electrode 25 prior to forming the silicon oxynitride film 27.
Referring now to FIG. 2C, the tantalum pentoxide dielectric film 29 is formed by depositing tantalum pentoxide on the surface of the structure. The semiconductor substrate 21 including the dielectric film 29 is then thermally treated using dry O2. A plate electrode 30 is then formed using conventional plate electrode forming steps to thereby complete the capacitor.
FIGS. 3A and 3B graphically illustrate a distribution of equivalent thicknesses of oxide (TOXEQs) and a leakage current distribution when a voltage of 1.5 V is applied to the capacitor including a dielectric film of Ta2 O5 at a thickness of 85Å on a storage electrode formed under various conditions.
Reference characters a and b indicate results using conventional technology to form dielectric films by depositing Ta2 O5 to a thickness of 85Å after performing rapid thermal nitration (RTN) on the surface of a storage electrode.
Reference character c indicates a dielectric film which is formed according to the present invention by sequentially nitrating the surface of a storage electrode using the RTN method and oxidizing the nitrated surface for a short time (about 60 seconds), thereby forming an oxygen barrier, and then depositing Ta2 O5 at a thickness of 85Å. Reference character d indicates a dielectric film which is formed according to the present invention by sequentially nitrating the surface of a storage electrode using the RTN method and oxidizing the nitrated surface for a relatively long time (about 120 seconds) using a rapid thermal oxidation (RTO) method, thereby forming an oxygen barrier, and then depositing Ta2 O5 at a thickness of 85Å.
FIGS. 4A and 4B graphically illustrate a distribution of TOXEQs and a leakage current distribution when a voltage of 1.5 V is applied to the capacitor including a dielectric film of Ta2 O5 at a thickness of 100Å on a storage electrode formed under various conditions. Reference characters a, b, c, and d indicate the results under the same conditions as those for FIGS. 3A and 3B.
FIGS. 5A and 5B graphically illustrate a distribution of TOXEQs and a leakage current distribution when a voltage of 1.5 V is applied to the capacitor including a dielectric film of Ta2 O5 at a thickness of 125Å on a storage electrode formed under various conditions. Reference characters a, b, c, and d indicate the results under the same conditions as those for FIGS. 3A and 3B.
From the above graphs, it can be seen that the thickness of an equivalent oxide film may be decreased by approximately 2Å and leakage current may be decreased by approximately 1×100.5 nA/cm2 by the present invention where nitration and oxidation are sequentially performed on the surface of a storage electrode, compared with the prior art where the surface of the storage electrode was only nitrated. It can also be seen that as the Ta2 O5 dielectric film is made thicker, the thickness of an equivalent oxide film and the leakage current also decreases.
Accordingly, methods for manufacturing a capacitor according to the present invention, which produce an SiON film by nitration and oxidation, can produce an oxygen barrier which is stronger than a conventional nitride film. The thickness of the dielectric film expressed in terms of that of an equivalent oxide film can thus be reduced. Residual NH3 radical remaining at the surface of the resultant structure after the nitration process can also be reduced or eliminated during the oxidation process, thus reducing damage to the dielectric film. As a result, leakage current characteristics can be improved.
In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.

Claims (4)

That which is claimed:
1. A microelectronic capacitor comprising:
a conductive electrode on a microelectronic substrate;
a silicon oxynitride film on said conductive electrode, opposite said microelectronic substrate;
a tantalum pentoxide film on said silicon oxynitride film, opposite said conductive electrode, the tantalum pentoxide film being spaced apart from the conductive electrode by said silicon oxynitride film.
2. A microelectronic capacitor according to claim 1 further comprising:
a second conductive electrode on said tantalum pentoxide film, opposite said silicon oxynitride film.
3. An integrated circuit comprising:
a microelectronic substrate;
an insulating layer on said microelectronic substrate, including a contact hole therein which exposes a portion of the microelectronic substrate;
a conductive electrode on the insulating layer, opposite the microelectronic substrate and extending through said contact hole to electrically contact the exposed microelectronic substrate;
a silicon oxynitride film on said conductive electrode, opposite said microelectronic substrate; and
a tantalum pentoxide film on said silicon oxynitride film, opposite said conductive electrode, the tantalum pentoxide film being spaced apart from the conductive electrode by said silicon oxynitride film.
4. An integrated circuit according to claim 3 further comprising:
a second conductive electrode on said tantalum pentoxide film, opposite said silicon oxynitride film.
US08/843,799 1995-09-13 1997-04-21 Microelectronic capacitors having tantalum pentoxide dielectrics and oxygen barriers Expired - Lifetime US5859760A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US08/843,799 US5859760A (en) 1995-09-13 1997-04-21 Microelectronic capacitors having tantalum pentoxide dielectrics and oxygen barriers

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR1019950029828A KR0155879B1 (en) 1995-09-13 1995-09-13 Method of manufacturing ta2o5 dielectric film capacity
KR95-29828 1995-09-13
US08/709,249 US5763300A (en) 1995-09-13 1996-09-10 Method of fabricating microelectronic capacitors having tantalum pentoxide dielectrics and oxygen barriers
US08/843,799 US5859760A (en) 1995-09-13 1997-04-21 Microelectronic capacitors having tantalum pentoxide dielectrics and oxygen barriers

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US08/709,249 Division US5763300A (en) 1995-09-13 1996-09-10 Method of fabricating microelectronic capacitors having tantalum pentoxide dielectrics and oxygen barriers

Publications (1)

Publication Number Publication Date
US5859760A true US5859760A (en) 1999-01-12

Family

ID=19426647

Family Applications (2)

Application Number Title Priority Date Filing Date
US08/709,249 Expired - Lifetime US5763300A (en) 1995-09-13 1996-09-10 Method of fabricating microelectronic capacitors having tantalum pentoxide dielectrics and oxygen barriers
US08/843,799 Expired - Lifetime US5859760A (en) 1995-09-13 1997-04-21 Microelectronic capacitors having tantalum pentoxide dielectrics and oxygen barriers

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US08/709,249 Expired - Lifetime US5763300A (en) 1995-09-13 1996-09-10 Method of fabricating microelectronic capacitors having tantalum pentoxide dielectrics and oxygen barriers

Country Status (4)

Country Link
US (2) US5763300A (en)
JP (1) JP3584129B2 (en)
KR (1) KR0155879B1 (en)
TW (1) TW307032B (en)

Cited By (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5969397A (en) * 1996-11-26 1999-10-19 Texas Instruments Incorporated Low defect density composite dielectric
US5985730A (en) * 1997-06-11 1999-11-16 Hyundai Electronics Industries Co., Ltd. Method of forming a capacitor of a semiconductor device
US6096597A (en) * 1997-01-31 2000-08-01 Texas Instruments Incorporated Method for fabricating an integrated circuit structure
US6143598A (en) * 1999-02-08 2000-11-07 Chartered Semiconductor Manufacturing Ltd. Method of fabrication of low leakage capacitor
US6174765B1 (en) * 1997-11-27 2001-01-16 United Microelectronics Corp. Method of reducing leakage current in dielectric
US6281142B1 (en) * 1999-06-04 2001-08-28 Micron Technology, Inc. Dielectric cure for reducing oxygen vacancies
US6303956B1 (en) 1999-02-26 2001-10-16 Micron Technology, Inc. Conductive container structures having a dielectric cap
US6316307B1 (en) 1999-01-07 2001-11-13 Hyundai Electronics Industries Co., Ltd. Method of forming a capacitor for a semiconductor memory device
US6337291B1 (en) 1999-07-01 2002-01-08 Hyundai Electronics Industries Co., Ltd. Method of forming capacitor for semiconductor memory device
US6337239B1 (en) * 1998-09-08 2002-01-08 Siemens Aktiengesellschaft Layer configuration with a material layer and a diffusion barrier which blocks diffusing material components and process for producing a diffusion barrier
WO2002021549A1 (en) * 2000-09-08 2002-03-14 Epcos Ag Electrode and capacitor provided with said electrode
US6358793B1 (en) 1999-02-26 2002-03-19 Micron Technology, Inc. Method for localized masking for semiconductor structure development
US6372667B1 (en) 1999-06-25 2002-04-16 Hyundai Electronics Industries Co., Ltd. Method of manufacturing a capacitor for semiconductor memory devices
US6376299B1 (en) 1999-07-02 2002-04-23 Hyundai Electronics Industries, Co., Ltd. Capacitor for semiconductor memory device and method of manufacturing the same
US20020074584A1 (en) * 2000-12-20 2002-06-20 Micron Technology, Inc. Low leakage MIM capacitor
US6413787B1 (en) * 2000-01-25 2002-07-02 Hyundai Electronics Industries Co., Ltd. Method for fabricating dielectric film
US6417537B1 (en) 2000-01-18 2002-07-09 Micron Technology, Inc. Metal oxynitride capacitor barrier layer
US6448128B1 (en) 1999-07-01 2002-09-10 Hyundai Electronics Industries Co., Ltd. Capacitor for semiconductor memory device and method of manufacturing the same
US6465828B2 (en) * 1999-07-30 2002-10-15 Micron Technology, Inc. Semiconductor container structure with diffusion barrier
US20020167038A1 (en) * 2000-08-30 2002-11-14 Jiong-Ping Lu Novel high-k dielectric materials and processes for manufacturing them
US6525364B1 (en) 1999-06-25 2003-02-25 Hyundai Electronics Industries Co., Ltd. Capacitor for semiconductor memory device and method of manufacturing the same
US6541330B1 (en) 1999-07-01 2003-04-01 Hyundai Electronics Industries Co., Ltd. Capacitor for semiconductor memory device and method of manufacturing the same
US6576528B1 (en) 1999-06-29 2003-06-10 Hyundai Electronics Industries Co., Ltd. Capacitor for semiconductor memory device and method of manufacturing the same
US6586796B2 (en) * 2001-07-11 2003-07-01 Micron Technology, Inc. Capacitor with high dielectric constant materials
US6639266B1 (en) 2000-08-30 2003-10-28 Micron Technology, Inc. Modifying material removal selectivity in semiconductor structure development
US6720604B1 (en) * 1999-01-13 2004-04-13 Agere Systems Inc. Capacitor for an integrated circuit
US6740553B1 (en) 1999-06-25 2004-05-25 Hyundai Electronics Industries Co., Ltd. Capacitor for semiconductor memory device and method of manufacturing the same
US20050013303A1 (en) * 2003-07-16 2005-01-20 Nandu Gopalakrishnan Method of transmitting or retransmitting packets in a communication system

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6251720B1 (en) 1996-09-27 2001-06-26 Randhir P. S. Thakur High pressure reoxidation/anneal of high dielectric constant materials
KR100282413B1 (en) * 1996-10-24 2001-03-02 김영환 Thin film formation method using nitrous oxide gas
KR100236531B1 (en) * 1996-11-06 2000-01-15 윤종용 A method for fabricating a thin film capacitor
US6468856B2 (en) * 1997-07-24 2002-10-22 Texas Instruments Incorporated High charge storage density integrated circuit capacitor
KR100258979B1 (en) * 1997-08-14 2000-06-15 윤종용 Method for manufacturing capacitor of semiconductor by heat treatment of dieledtric layer under hydrogen ambitent
KR100450657B1 (en) * 1997-08-26 2004-12-17 삼성전자주식회사 A capacitor of semiconductor memory device and method for fabricating the same
US6278166B1 (en) * 1997-12-12 2001-08-21 Advanced Micro Devices, Inc. Use of nitric oxide surface anneal to provide reaction barrier for deposition of tantalum pentoxide
US6180481B1 (en) * 1998-01-09 2001-01-30 Micron Technology, Inc. Barrier layer fabrication methods
KR100505611B1 (en) * 1998-07-09 2006-04-21 삼성전자주식회사 Capacitor of semiconductor device and fabrication method thereof
KR100518518B1 (en) * 1998-07-16 2006-04-28 삼성전자주식회사 Capacitor of a semiconductor device and method for manufacturing the same
KR100286011B1 (en) 1998-08-04 2001-04-16 황철주 Method for fabricating capacitor of semiconductor device
US6162738A (en) * 1998-09-01 2000-12-19 Micron Technology, Inc. Cleaning compositions for high dielectric structures and methods of using same
JP3189813B2 (en) * 1998-11-30 2001-07-16 日本電気株式会社 Method for manufacturing semiconductor device
JP3251256B2 (en) 1999-03-01 2002-01-28 沖電気工業株式会社 Method for manufacturing semiconductor device
KR100519514B1 (en) * 1999-07-02 2005-10-07 주식회사 하이닉스반도체 Method of forming capacitor provied with TaON dielectric layer
KR100373159B1 (en) * 1999-11-09 2003-02-25 주식회사 하이닉스반도체 Method of manufacturing a capacitor in a semiconductor device
KR100611386B1 (en) * 1999-08-31 2006-08-11 주식회사 하이닉스반도체 Method For Treating The High Temperature Of Tantalium Oxide Capacitor
KR100585073B1 (en) * 1999-09-15 2006-06-01 삼성전자주식회사 Method of forming trench for semiconductor device
KR100345065B1 (en) * 2000-07-11 2002-07-20 주식회사 하이닉스반도체 Method for manufacturing capacitor in semiconductor device
KR100875648B1 (en) * 2002-11-14 2008-12-26 주식회사 하이닉스반도체 Capacitor Manufacturing Method of Semiconductor Device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4621277A (en) * 1978-06-14 1986-11-04 Fujitsu Limited Semiconductor device having insulating film
US5330931A (en) * 1993-09-22 1994-07-19 Northern Telecom Limited Method of making a capacitor for an integrated circuit
US5394000A (en) * 1992-07-30 1995-02-28 Northern Telecom Limited Trench capacitor structure
US5554870A (en) * 1994-02-04 1996-09-10 Motorola, Inc. Integrated circuit having both vertical and horizontal devices and process for making the same
US5569619A (en) * 1992-06-24 1996-10-29 Lg Semicon Co., Ltd. Method for forming a capacitor of a semiconductor memory cell

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4621277A (en) * 1978-06-14 1986-11-04 Fujitsu Limited Semiconductor device having insulating film
US5569619A (en) * 1992-06-24 1996-10-29 Lg Semicon Co., Ltd. Method for forming a capacitor of a semiconductor memory cell
US5394000A (en) * 1992-07-30 1995-02-28 Northern Telecom Limited Trench capacitor structure
US5330931A (en) * 1993-09-22 1994-07-19 Northern Telecom Limited Method of making a capacitor for an integrated circuit
US5452178A (en) * 1993-09-22 1995-09-19 Northern Telecom Limited Structure and method of making a capacitor for an intergrated circuit
US5554870A (en) * 1994-02-04 1996-09-10 Motorola, Inc. Integrated circuit having both vertical and horizontal devices and process for making the same

Cited By (76)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5969397A (en) * 1996-11-26 1999-10-19 Texas Instruments Incorporated Low defect density composite dielectric
US6096597A (en) * 1997-01-31 2000-08-01 Texas Instruments Incorporated Method for fabricating an integrated circuit structure
US5985730A (en) * 1997-06-11 1999-11-16 Hyundai Electronics Industries Co., Ltd. Method of forming a capacitor of a semiconductor device
US6174765B1 (en) * 1997-11-27 2001-01-16 United Microelectronics Corp. Method of reducing leakage current in dielectric
US6337239B1 (en) * 1998-09-08 2002-01-08 Siemens Aktiengesellschaft Layer configuration with a material layer and a diffusion barrier which blocks diffusing material components and process for producing a diffusion barrier
US6316307B1 (en) 1999-01-07 2001-11-13 Hyundai Electronics Industries Co., Ltd. Method of forming a capacitor for a semiconductor memory device
US6720604B1 (en) * 1999-01-13 2004-04-13 Agere Systems Inc. Capacitor for an integrated circuit
US6143598A (en) * 1999-02-08 2000-11-07 Chartered Semiconductor Manufacturing Ltd. Method of fabrication of low leakage capacitor
US7298000B2 (en) 1999-02-26 2007-11-20 Micron Technology, Inc. Conductive container structures having a dielectric cap
US6946357B2 (en) 1999-02-26 2005-09-20 Micron Technology, Inc. Conductive container structures having a dielectric cap
US20020030220A1 (en) * 1999-02-26 2002-03-14 Micron Technology, Inc. Conductive container structures having a dielectric cap
US7868369B2 (en) 1999-02-26 2011-01-11 Micron Technology, Inc. Localized masking for semiconductor structure development
US6358793B1 (en) 1999-02-26 2002-03-19 Micron Technology, Inc. Method for localized masking for semiconductor structure development
US6833579B2 (en) 1999-02-26 2004-12-21 Micron Technology, Inc. Conductive container structures having a dielectric cap
US6303956B1 (en) 1999-02-26 2001-10-16 Micron Technology, Inc. Conductive container structures having a dielectric cap
US20090102018A1 (en) * 1999-02-26 2009-04-23 Micron Technology, Inc. Localized masking for semiconductor structure development
US7468534B2 (en) 1999-02-26 2008-12-23 Micron Technology, Inc. Localized masking for semiconductor structure development
US20070284638A1 (en) * 1999-02-26 2007-12-13 Micron Technology, Inc. Conductive container structures having a dielectric cap
US20030205749A1 (en) * 1999-02-26 2003-11-06 Micron Technology, Inc. Localized masking for semiconductor structure development
US20060006448A1 (en) * 1999-02-26 2006-01-12 Micron Technology, Inc. Localized masking for semiconductor structure development
US7015529B2 (en) 1999-02-26 2006-03-21 Micron Technology, Inc. Localized masking for semiconductor structure development
US7199415B2 (en) 1999-02-26 2007-04-03 Micron Technology, Inc. Conductive container structures having a dielectric cap
US20060244030A1 (en) * 1999-02-26 2006-11-02 Micron Technology, Inc. Conductive container structures having a dielectric cap
US6573554B2 (en) 1999-02-26 2003-06-03 Micron Technology, Inc. Localized masking for semiconductor structure development
US20030209748A1 (en) * 1999-06-04 2003-11-13 Cem Basceri Dielectric cure for reducing oxygen vacancies
US6281142B1 (en) * 1999-06-04 2001-08-28 Micron Technology, Inc. Dielectric cure for reducing oxygen vacancies
US6849494B2 (en) 1999-06-04 2005-02-01 Micron Technology Inc. Dielectric cure for reducing oxygen vacancies
US6589839B1 (en) 1999-06-04 2003-07-08 Micron Technology Inc. Dielectric cure for reducing oxygen vacancies
US6878602B2 (en) 1999-06-04 2005-04-12 Micron Technology Inc. Dielectric cure for reducing oxygen vacancies
US20030219941A1 (en) * 1999-06-04 2003-11-27 Cem Basceri Dielectric cure for reducing oxygen vacancies
US6787414B2 (en) * 1999-06-25 2004-09-07 Hyundai Electronics Industries Capacitor for semiconductor memory device and method of manufacturing the same
US6525364B1 (en) 1999-06-25 2003-02-25 Hyundai Electronics Industries Co., Ltd. Capacitor for semiconductor memory device and method of manufacturing the same
US6372667B1 (en) 1999-06-25 2002-04-16 Hyundai Electronics Industries Co., Ltd. Method of manufacturing a capacitor for semiconductor memory devices
US6740553B1 (en) 1999-06-25 2004-05-25 Hyundai Electronics Industries Co., Ltd. Capacitor for semiconductor memory device and method of manufacturing the same
US6576528B1 (en) 1999-06-29 2003-06-10 Hyundai Electronics Industries Co., Ltd. Capacitor for semiconductor memory device and method of manufacturing the same
US6448128B1 (en) 1999-07-01 2002-09-10 Hyundai Electronics Industries Co., Ltd. Capacitor for semiconductor memory device and method of manufacturing the same
US6337291B1 (en) 1999-07-01 2002-01-08 Hyundai Electronics Industries Co., Ltd. Method of forming capacitor for semiconductor memory device
US6541330B1 (en) 1999-07-01 2003-04-01 Hyundai Electronics Industries Co., Ltd. Capacitor for semiconductor memory device and method of manufacturing the same
US6777740B2 (en) 1999-07-01 2004-08-17 Hyundai Electronics Industries Co., Ltd. Capacitor for semiconductor memory device and method of manufacturing the same
US6376299B1 (en) 1999-07-02 2002-04-23 Hyundai Electronics Industries, Co., Ltd. Capacitor for semiconductor memory device and method of manufacturing the same
US6465828B2 (en) * 1999-07-30 2002-10-15 Micron Technology, Inc. Semiconductor container structure with diffusion barrier
US6780706B2 (en) 1999-07-30 2004-08-24 Micron Technology, Inc. Semiconductor container structure with diffusion barrier
US20040085802A1 (en) * 2000-01-18 2004-05-06 Micron Technology, Inc. Metal oxynitride capacitor barrier layer
US6664584B2 (en) 2000-01-18 2003-12-16 Micron Technology, Inc. Metal oxynitride capacitor barrier layer
US6417537B1 (en) 2000-01-18 2002-07-09 Micron Technology, Inc. Metal oxynitride capacitor barrier layer
US6631069B2 (en) 2000-01-18 2003-10-07 Micron Technology, Inc. Metal oxynitride capacitor barrier layer
US6670256B2 (en) 2000-01-18 2003-12-30 Micron Technology, Inc. Metal oxynitride capacitor barrier layer
US7015527B2 (en) 2000-01-18 2006-03-21 Micron Technology, Inc. Metal oxynitride capacitor barrier layer
US6664583B2 (en) 2000-01-18 2003-12-16 Micron Technology, Inc. Metal oxynitride capacitor barrier layer
US7002202B2 (en) 2000-01-18 2006-02-21 Micron Technology, Inc. Metal oxynitride capacitor barrier layer
US6413787B1 (en) * 2000-01-25 2002-07-02 Hyundai Electronics Industries Co., Ltd. Method for fabricating dielectric film
US6861695B2 (en) * 2000-08-30 2005-03-01 Micron Technology, Inc. High-k dielectric materials and processes for manufacturing them
US6639266B1 (en) 2000-08-30 2003-10-28 Micron Technology, Inc. Modifying material removal selectivity in semiconductor structure development
US20050167726A1 (en) * 2000-08-30 2005-08-04 Jiong-Ping Lu Novel high-k dielectric materials and processes for manufacturing them
US20100227450A1 (en) * 2000-08-30 2010-09-09 Micron Technology, Inc. Novel high-k dielectric materials and processes for manufacturing them
US7732852B2 (en) 2000-08-30 2010-06-08 Micron Technology, Inc. High-K dielectric materials and processes for manufacturing them
US20060270148A1 (en) * 2000-08-30 2006-11-30 Jiong-Ping Lu Novel high-k dielectric materials and processes for manufacturing them
US7544987B2 (en) 2000-08-30 2009-06-09 Micron Technology, Inc. High-k dielectric materials and processes for manufacturing them
US6787429B2 (en) 2000-08-30 2004-09-07 Micron Technology, Inc. High-K dielectric materials and processes for manufacturing them
US20020167038A1 (en) * 2000-08-30 2002-11-14 Jiong-Ping Lu Novel high-k dielectric materials and processes for manufacturing them
US8088659B2 (en) 2000-08-30 2012-01-03 Micron Technology, Inc. Method of forming capacitors
CN100380545C (en) * 2000-09-08 2008-04-09 埃普科斯股份有限公司 Electrode and capacitor provided with said electrode
WO2002021549A1 (en) * 2000-09-08 2002-03-14 Epcos Ag Electrode and capacitor provided with said electrode
US20020192904A1 (en) * 2000-12-20 2002-12-19 Micron Technology, Inc. Low leakage MIM capacitor
US20080064179A1 (en) * 2000-12-20 2008-03-13 Micron Technology, Inc. Low leakage mim capacitor
US7368343B2 (en) 2000-12-20 2008-05-06 Micron Technology, Inc. Low leakage MIM capacitor
US7378719B2 (en) 2000-12-20 2008-05-27 Micron Technology, Inc. Low leakage MIM capacitor
US7435641B2 (en) 2000-12-20 2008-10-14 Micron Technology, Inc. Low leakage MIM capacitor
US20080057663A1 (en) * 2000-12-20 2008-03-06 Micron Technology, Inc. Low leakage mim capacitor
US20020074584A1 (en) * 2000-12-20 2002-06-20 Micron Technology, Inc. Low leakage MIM capacitor
US8470665B2 (en) 2000-12-20 2013-06-25 Micron Technology, Inc. Low leakage MIM capacitor
US7192828B2 (en) 2001-07-11 2007-03-20 Micron Technology, Inc. Capacitor with high dielectric constant materials and method of making
US6586796B2 (en) * 2001-07-11 2003-07-01 Micron Technology, Inc. Capacitor with high dielectric constant materials
US6727140B2 (en) 2001-07-11 2004-04-27 Micron Technology, Inc. Capacitor with high dielectric constant materials and method of making
US20040191983A1 (en) * 2001-07-11 2004-09-30 Cem Basceri Capacitor with high dielectric constant materials and method of making
US20050013303A1 (en) * 2003-07-16 2005-01-20 Nandu Gopalakrishnan Method of transmitting or retransmitting packets in a communication system

Also Published As

Publication number Publication date
KR970018202A (en) 1997-04-30
JPH09116104A (en) 1997-05-02
JP3584129B2 (en) 2004-11-04
KR0155879B1 (en) 1998-12-01
TW307032B (en) 1997-06-01
US5763300A (en) 1998-06-09

Similar Documents

Publication Publication Date Title
US5859760A (en) Microelectronic capacitors having tantalum pentoxide dielectrics and oxygen barriers
US5780115A (en) Methods for fabricating electrode structures including oxygen and nitrogen plasma treatments
US5843818A (en) Methods of fabricating ferroelectric capacitors
US5985730A (en) Method of forming a capacitor of a semiconductor device
US6656789B2 (en) Capacitor for highly-integrated semiconductor memory devices and a method for manufacturing the same
US7153746B2 (en) Capacitors, methods of forming capacitors, and methods of forming capacitor dielectric layers
US20020076946A1 (en) Method for forming Ta2O5 dielectric layer
US6673668B2 (en) Method of forming capacitor of a semiconductor memory device
KR100604845B1 (en) Metal-Insulator-Metal capacitor having insulating layer with nitrogen and method for manufacturing the same
US6472319B2 (en) Method for manufacturing capacitor of semiconductor memory device by two-step thermal treatment
US7064052B2 (en) Method of processing a transistor gate dielectric film with stem
US6723599B2 (en) Methods of forming capacitors and methods of forming capacitor dielectric layers
JP3646013B2 (en) Method for manufacturing DRAM capacitor
US6518179B1 (en) Method of controlling hillock formation of platinum thin film of semiconductor memory device by ion bombardment
US6329237B1 (en) Method of manufacturing a capacitor in a semiconductor device using a high dielectric tantalum oxide or barium strontium titanate material that is treated in an ozone plasma
KR20040019512A (en) Method for forming capacitor of semiconductor device
KR100190025B1 (en) Capacitor fabrication method of semiconductor device
US20020047148A1 (en) Methods of manufacturing integrated circuit capacitors having ruthenium upper electrodes and capacitors formed thereby
JPH1084085A (en) Semiconductor device and its method of manufacturing the same.
US6602722B2 (en) Process for fabricating capacitor having dielectric layer with pervskite structure and apparatus for fabricating the same
KR100231604B1 (en) Manufacturing method of capacitor of semiconductor device
KR100421044B1 (en) Method for manufacturing capacitor of semiconductor memory device
KR100235973B1 (en) Manufacturing method of capacitor in the semiconductor device
KR0155768B1 (en) Manufacture of semiconductor device
KR100344250B1 (en) Method of fabricating capacitor

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: MOSAID TECHNOLOGIES INCORPORATED, CANADA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SAMSUNG ELECTRONICS CO., LTD.;REEL/FRAME:025420/0349

Effective date: 20101026

AS Assignment

Owner name: ROYAL BANK OF CANADA, CANADA

Free format text: U.S. INTELLECTUAL PROPERTY SECURITY AGREEMENT (FOR NON-U.S. GRANTORS) - SHORT FORM;ASSIGNORS:658276 N.B. LTD.;658868 N.B. INC.;MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:027512/0196

Effective date: 20111223

AS Assignment

Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.,

Free format text: CHANGE OF NAME;ASSIGNOR:MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:032439/0638

Effective date: 20140101

AS Assignment

Owner name: CONVERSANT IP N.B. 276 INC., CANADA

Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:033484/0344

Effective date: 20140611

Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.,

Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:033484/0344

Effective date: 20140611

Owner name: CONVERSANT IP N.B. 868 INC., CANADA

Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:033484/0344

Effective date: 20140611

AS Assignment

Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., CANADA

Free format text: CHANGE OF ADDRESS;ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033678/0096

Effective date: 20140820

Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.,

Free format text: CHANGE OF ADDRESS;ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033678/0096

Effective date: 20140820

AS Assignment

Owner name: CPPIB CREDIT INVESTMENTS INC., AS LENDER, CANADA

Free format text: U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033706/0367

Effective date: 20140611

Owner name: ROYAL BANK OF CANADA, AS LENDER, CANADA

Free format text: U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033706/0367

Effective date: 20140611

AS Assignment

Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., CANADA

Free format text: RELEASE OF U.S. PATENT AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:ROYAL BANK OF CANADA, AS LENDER;REEL/FRAME:047645/0424

Effective date: 20180731

Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.,

Free format text: RELEASE OF U.S. PATENT AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:ROYAL BANK OF CANADA, AS LENDER;REEL/FRAME:047645/0424

Effective date: 20180731