US5432480A - Phase alignment methods and apparatus - Google Patents
Phase alignment methods and apparatus Download PDFInfo
- Publication number
- US5432480A US5432480A US08/043,690 US4369093A US5432480A US 5432480 A US5432480 A US 5432480A US 4369093 A US4369093 A US 4369093A US 5432480 A US5432480 A US 5432480A
- Authority
- US
- United States
- Prior art keywords
- signal
- phase
- clock
- phase adjustment
- data signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
Definitions
- This invention relates to methods and apparatus for phase alignment of digital signals. Such methods and apparatus are useful for clock recovery and data retiming in digital communications systems.
- phase alignment method In digital communications systems, local clock signals must be phase aligned with incoming data signals so that the incoming data can be correctly interpreted.
- a phase difference of an incoming data signal and a local clock signal is detected. If the local clock signal lags the incoming data signal by more than one half clock period, the phase of the local clock signal is advanced. If the local clock signal lags the incoming data signal by less than one half clock period, the phase of the local clock signal is retarded. Ideally, the phase of the local clock signal is maintained approximately one half clock period behind the phase of the incoming data signal so that a timing edge of the local clock signal is kept near the center of the "data eye".
- the phase of the local clock signal must be adjusted rapidly enough to keep the timing edge within the "data eye". If the timing edge reaches the edge of the "data eye" (i.e. if the timing edge is allowed to pass a data edge) a bit of the incoming data stream will either be lost or detected twice. The rate at which the local clock phase is adjusted must be high enough to prevent such errors. Unfortunately, a high rate of adjustment for the phase of the local clock signal increases phase noise in the local clock signal.
- This invention provides novel methods and apparatus for controlling phase relationships of signals.
- the novel methods and apparatus are intended to reduce or overcome problems with conventional phase alignment methods and apparatus as described above.
- One aspect of the invention provides a method for controlling a phase relationship of two signals.
- the method comprises determining an actual phase relationship of the two signals and generating a phase adjustment signal indicative of any deviation of the actual phase relationship from a desired phase relationship.
- the method also comprises generating a supplementary phase adjustment signal having a zero value when the actual phase relationship deviates from the desired phase relationship by less than a threshold phase deviation and a non-zero value when the actual phase relationship deviates from the desired phase relationship by more than the threshold phase deviation.
- the method further comprises adjusting the phase relationship of the two signals in response to a sum of the phase adjustment signal and the supplementary phase adjustment signal.
- the supplementary phase adjustment signal speeds up the correction of any deviation from the desired phase relationship only when the deviation exceeds the threshold phase deviation. Consequently, when applied to the phase alignment of a clock signal and a data signal, the rate of phase adjustment can be made small enough for deviations less than the threshold phase deviation to avoid excessive phase noise, and large enough for deviations greater than the threshold phase deviation to reduce data interpretation errors.
- the phase adjustment signal may be proportional to the deviation of the actual phase relationship from the desired phase relationship, and the non-zero value of the supplementary phase adjustment signal may have a single fixed magnitude and a sign dependent on a sign of the deviation of the actual phase relationship from the desired phase relationship.
- the method may include generation of an advanced signal which leads a first of the two signals by less than one half period and generation of a delayed signal which lags the first of the two signals by less than one half period. Phase relationships of the advanced signal and a second of the two signals and of the delayed signal and the second signal may be determined, and the supplementary phase adjustment signal may be generated in response to those phase relationships.
- one embodiment of the invention provides a method for phase alignment of a clock signal to a data signal.
- the method comprises generating an advanced clock signal which leads the clock signal by less than one half clock period and generating a delayed clock signal which lags the clock signal by less than one half clock period.
- the method further comprises determining an actual phase difference of the clock signal and the data signal and generating a phase adjustment signal indicative of any deviation of the actual phase difference from one half clock period, and generating a supplementary phase adjustment signal having a first non-zero value when the advanced clock leads the data signal, a second non-zero value when the delayed clock lags the data signal by more than one full clock period, and a zero value when the advanced clock signal lags the data signal and the delayed clock signal lags the data signal by less than one full clock period.
- the method further comprises adjusting the phase relationship of the clock signal to the data signal in response to a sum of the phase adjustment signal and the supplementary phase adjustment signal.
- the first and second non-zero values of the supplementary phase adjustment signal may be equal in magnitude and opposite in sign.
- the apparatus comprises a phase detector, a summer and a signal source.
- the phase detector determines an actual phase relationship of the two signals and generates a phase adjustment signal indicative of any deviation of the actual phase relationship from a desired phase relationship.
- the phase detector also generates a supplementary phase adjustment signal which has a zero value when the actual phase relationship deviates from the desired phase relationship by less than a threshold phase deviation and which has a non-zero value when the actual phase relationship deviates from the desired phase relationship by more than the threshold phase deviation.
- the summer sums the phase adjustment signal and the supplementary phase adjustment signal, and the signal source provides one of the two signals.
- the signal source is responsive to the sum of the phase adjustment signal and the supplementary phase adjustment signal to adjust the phase of one of the two signals relative to the other of the two signals.
- the signal source may comprise a clock source which provides a clock signal for phase alignment with a data signal.
- the signal source may further comprise two delay elements connected in series to an output terminal of the clock source so that an advanced clock signal is available at the output terminal of the clock source, the clock signal is available at an output terminal of a first of the series connected delay elements, and a delayed clock signal is available at an output terminal of the second delay element.
- the delays provided by the delay elements may be fixed, or may be variable delays which are responsive to he supplementary phase adjustment signal.
- the clock source may be a voltage controlled oscillator or a clock extraction circuit for extraction of a clock signal from the data signal.
- the phase detector may comprise first and second phase detection circuits.
- the first phase detection circuit may determine an actual phase difference of the data signal and the clock signal and generate a phase adjustment signal proportional to any deviation of the actual phase difference from one half period of the clock signal.
- the second phase detection circuit may generate a supplementary phase adjustment signal having a first non-zero value when the advanced clock signal leads the data signal, a second non-zero value when the delayed clock lags the data signal, and a zero value when the advanced clock lags the data signal and the delayed clock leads the data signal.
- FIG. 1 is schematic diagram of a conventional phase lock loop (PLL) phase alignment circuit
- FIGS. 2 to 5 are timing diagrams illustrating operation of the phase alignment circuit of FIG. 1 under different conditions
- FIG. 6 is a plot showing a transfer characteristic of a phase detector of the circuit of FIG. 1;
- FIG. 7 is a timing diagram illustrating operation of the phase alignment circuit of FIG. 1 under another operating condition
- FIG. 8 is a schematic diagram of a phase alignment circuit according to an embodiment of the invention.
- FIGS. 9 to 11 are timing diagrams illustrating operation of the phase alignment circuit of FIG. 8;
- FIG. 12 is a plot showing a transfer characteristic of a phase detector of the circuit of FIG. 8.
- FIG. 13 is a schematic diagram of a phase alignment circuit according to an alternative embodiment of the invention.
- FIG. 1 is schematic diagram of a conventional phase alignment circuit 100.
- the phase alignment circuit 100 comprises a phase detector 110 and a signal source in the form of a voltage controlled oscillator (VCO) 120.
- VCO voltage controlled oscillator
- the phase detector 110 and the VCO 120 are connected in a phase lock loop (PLL) configuration.
- PLL phase lock loop
- the phase detector 110 comprises first and second flip flops 112, 113, first and second exclusive-OR gates 115, 116, a difference amplifier 118 and an integrator 119.
- the first flip flop 112 retimes an input data signal DIN according to a clock signal CLK supplied by the VCO 120.
- the second flip flop retimes the retimed data signal DOUT according to an inversion of the clock signal CLK to generate a twice-retimed data signal DT.
- the first exclusive-OR gate 115 responds to the input data signal DIN and the retimed data signal DOUT to generate a pulse train PHV in which the pulse duration corresponds to a phase difference of the input data signal DIN and the retimed data signal DOUT.
- the second exclusive-OR gate 116 responds to the retimed data signal DOUT and the twice-retimed data signal DT to generate a pulse train CORR in which the pulse duration is one half period.
- the difference amplifier 118 generates a difference signal which is proportional to a difference between outputs of the first and second exclusive-OR gates 115, 116, and the integrator 119 integrates the difference signal to generate a phase adjustment signal PAS which is proportional to the deviation of the phase difference of the input data signal DIN and the retimed data signal DOUT from one half clock period.
- FIGS. 2 to 5 are timing diagrams illustrating operation of the phase alignment circuit 100 under different conditions.
- FIG. 2 illustrates operation of the circuit 100 with the input data signal DIN leading the clock signal CLK by more than one half clock period.
- the pulse train PHV generated by the first exclusive-OR gate 115 has pulses of duration longer than one half clock period, so the phase adjustment signal PAS is positive.
- the VCO 120 operates such that the positive phase adjustment signal PAS increases the frequency of the clock signal CLK to advance its phase and to thereby reduce the amount by which the input data signal DIN leads the clock signal CLK.
- FIG. 3 illustrates operation of the circuit 100 with the input data signal DIN leading the clock signal CLK by less than one half clock period.
- the pulse train PHV generated by the first exclusive-OR gate 115 has pulses of duration shorter than one half clock period, so the phase adjustment signal PAS is negative.
- the VCO 120 operates such that the negative phase adjustment signal PAS decreases the frequency of the clock signal CLK to retard its phase and to thereby increase the amount by which the input data signal DIN leads the clock signal CLK.
- FIG. 4 illustrates operation of the circuit 100 at the desired operating point, i.e. with the input data signal DIN leading the clock signal CLK by exactly one half clock period as desired.
- the pulse train PHV generated by the first exclusive-OR gate 115 has pulses of one half clock period duration, so the phase adjustment signal PAS is zero, and the frequency of the clock signal CLK is not adjusted.
- FIGS. 2 to 4 are drawn assuming that the integrator 119 integrates the signal provided by the difference amplifier 118 over a relatively long time period. This assumption makes the timing diagrams of FIGS. 2 to 4 easy to follow, but is somewhat unrealistic for actual operation of the circuit.
- FIG. 5 corresponds to FIG. 2 redrawn for a shorter and more realistic integration period.
- the timing diagrams of FIGS. 7 to 9 and FIG. 11 are also drawn assuming unrealistically long integration periods for ease of illustration.
- FIG. 6 is a plot showing a transfer characteristic of the phase detector 110 of the phase alignment circuit 100.
- the transfer characteristic is piecewise linear with discontinuities at even multiples of one half clock period and zeroes at odd multiples of one half clock period.
- FIG. 7 is a timing diagram illustrating one effect of the discontinuities in the transfer characteristic shown in FIG. 5.
- bit interval B1 the input data signal DIN leads the clock signal CLK by almost a full clock period.
- bit interval B2 the input data signal DIN drifts faster than the VCO 120 can increase the clock frequency so that the input data signal DIN leads the clock signal CLK by more than one full clock period during bit intervals B3-B6.
- the bit of the input data signal DIN corresponding to bit interval B2 is lost from the retimed data signal DOUT, and the VCO 120 now decreases the clock frequency until the data signal DIN leads the clock signal by three half periods of the clock signal CLK.
- the VCO 120 can decrease the clock frequency in its efforts to phase align the clock signal CLK to the input data signal DIN, a bit of the input data signal DIN is repeated in the retimed data signal DOUT, and the VCO 120 then increases the clock frequency until the data signal DIN lags the clock signal by one half period of the clock signal CLK.
- the susceptibility of the phase alignment circuit 100 to repeating or losing bits of the input data signal DIN can be reduced by increasing the speed at which the VCO 120 adjusts the clock frequency, i.e. by increasing the slope of the linear portions of the transfer characteristic (which is usually called the phase detector gain, K d ).
- K d the phase detector gain
- FIG. 8 is a schematic diagram of a phase alignment circuit 200 according to an embodiment of the invention.
- the phase alignment circuit 200 comprises a phase detector 210 and a signal source 220 connected in a phase lock loop configuration.
- the phase detector 210 includes additional circuitry absent from the phase detector 110 of the conventional phase alignment circuit 100
- the signal source 220 includes delay elements 222, 224 in addition to a VCO 120 for generation of advanced and delayed clock signals ACLK, DCLK in addition to the clock signal CLK.
- the phase alignment circuit 200 also includes a summer 230.
- the phase detector 210 comprises a first phase detection circuit 110 and a second phase detection circuit 211.
- the first phase detection circuit 110 is identical to the phase detector 110 of the conventional phase alignment circuit and its elements are therefore assigned the same reference numerals.
- the second phase detection circuit 211 comprises third and fourth flip flops 212, 213, third and fourth exclusive-OR gates 215, 216, a second difference amplifier 218 and a second integrator 219.
- the third flip flop 212 retimes the input data signal DIN according to the delayed clock signal DCLK to generate a delayed retimed data signal DD.
- the fourth flip flop 213 retimes the input data signal DIN according to the advanced clock signal ACLK to generate an advanced retimed data signal DA.
- the third exclusive-OR gate 215 responds to the retimed data signal DOUT and the delayed retimed data signal DD to generate a pulse train FP.
- the fourth exclusive-OR gate 216 responds to the retimed data signal DOUT and the advanced retimed data signal DA to generate a pulse train FN.
- the second difference amplifier 218 amplifies the difference between the pulse trains FP, FN, and the second integrator 219 integrates the result to generate a supplementary phase adjustment signal SPAS.
- the summer 230 sums the phase adjustment signal PAS and the supplementary phase adjustment signal SPAS for application to the VCO 120.
- FIGS. 9 to 11 are timing diagrams illustrating operation of the phase alignment circuit 200.
- FIG. 8 illustrates operation of the circuit 200 with the input data signal DIN leading the advanced clock signal ACLK by less than one half clock period and the delayed clock signal DCLK by less than one full clock period.
- the pulse trains FN, FP have pulses of duration corresponding to the delays provided by the delay elements 222, 224 respectively. Provided that these delays are substantially the same, the pulse trains cancel out when subtracted by the second difference amplifier 218 and integrated by the second integrator 219, so the supplementary phase adjustment signal SPAS is substantially zero. Under these conditions, the phase alignment circuit 200 operates essentially the same as the conventional phase alignment circuit 100.
- FIG. 10 illustrates operation of the circuit 200 when the input data signal DIN leads the delayed clock signal DCLK by more than one full clock period.
- the pulse train FP developed from the retimed data DOUT and the delayed retimed data DD has pulses of a duration corresponding to one full clock period minus the delay provided by one of the delay elements 224. Consequently, the pulse trains FP, FN do not cancel and a non-zero supplementary phase adjustment signal SPAS is provided to accelerate correction of the clock frequency and phase.
- FIG. 11 illustrates operation of the circuit 200 when the input data signal DIN lags the advanced clock signal ACLK.
- the pulse train FN developed from the retimed data DOUT and the advanced retimed data DA has pulses of a duration corresponding to one full clock period minus the delay provided by the other of the delay elements 222.
- the pulse trains FP, FN do not cancel and a non-zero supplementary phase adjustment signal SPAS is provided to accelerate correction of the clock frequency and phase.
- FIG. 12 is a plot showing a transfer characteristic of the phase detector 210.
- the transfer characteristic for the phase detector 210 is similar to the transfer characteristic for the conventional phase detector 110, except for step discontinuities displaced from odd multiples of one half clock period by a phase deviation threshold PDT.
- the step discontinuities correspond to the non-zero values of the supplementary phase adjustment signal SPAS, are equal in magnitude, and have a sign which depends on the sign of the deviation of the actual phase relationship of the input data signal DIN and the clock signal CLK.
- These step discontinuities cause acceleration of the clock phase and frequency correction for large deviations of the phase relationship of the input data signal DIN and the clock signal CLK from the desired one half clock period phase difference, thereby reducing the probability of repeated or lost bits in the retimed data signal DOUT. Because the accelerated correction does not operate for small deviations of the actual phase relationship from the desired phase relationship, undue phase noise is avoided.
- the phase alignment circuit 200 is able to capture and hold phase alignment for signals that have larger deviations in phase and frequency than can the conventional phase alignment circuit 100. Moreover, because the combined gain of the first difference amplifier 118 and the first integrator 119 can be controlled separately from the combined gain of the second difference amplifier 218 and the second integrator 219, and the time constants of the first integrator 119 can be controlled separately from the time constants of the second integrator 219, the tradeoff between the probability of bit errors and susceptibility to phase noise can be managed effectively by appropriate specification of these parameters.
- two integrators 119, 219 advantageously permits selection of different integration time constants for optimization of the tradeoff between the probability of bit errors and susceptibility to phase noise, this level of control is not required for all applications.
- the two integrators 119, 219 can be replaced by a single integrator located between the summer 230 and the signal source 220 shown in FIG. 8.
- the phase deviation threshold PDT can also be adjusted by appropriate specification of the delay elements 222, 224 to provide further control of this tradeoff.
- the delay elements 222, 224 can be variable delay elements which are responsive to the supplementary phase adjustment signal components FP and FN so that the clock edge is centered in the data eye and the data eye is opened as wide as possible. This is particularly important if the data signal slopes for "0" to "1" transitions differ from the data signal slopes for "1" to "0” transitions, or if the data signal is corrupted by noise.
- Integration of the components FP and FN of the supplementary phase adjustment signal SPAS over a suitably long time period automatically compensates for any DC offsets resulting from voltage offsets in the phase detector amplifiers 118, 218 and integrators 119, 219.
- FIG. 13 is a circuit schematic diagram of a phase alignment circuit 200' according to an alternative embodiment.
- a clock extraction circuit 250 and a voltage controlled phase shifter 260 replace the VCO 120.
- the clock extraction circuit 250 comprises a delay element 252, an exclusive-OR gate 253, a high Q bandpass filter 254 and an amplifier 255.
- the delay element 252 delays the data signal DIN by approximately one half period of the data signal, and the exclusive-OR gate combines the delayed signal with the data signal DIN to produce a resulting signal having a component at the clock frequency.
- the high Q bandpass filter (typically a surface acoustic wave (SAW) device or a ceramic resonator) has a passband centered on the expected clock frequency so that it passes only the component of the resulting signal at the clock frequency.
- the amplifier 255 amplifies that component and applies it to the phase shifter 260 which is responsive to the output of the summer 230 to adjust the phase of the extracted clock signal.
- the phase alignment circuit 200' is similar to the previously described phase alignment circuit 200 and its operation is similar to the operation of the previously described phase alignment circuit 200.
- the phase alignment circuit 200' has a greater tolerance for phase deviations than conventional phase alignment circuits using clock extraction techniques.
- two signals can be controlled so as to be phase aligned with substantially zero phase deviation.
- an advanced signal which leads a first of the two signals by less than one half period and a delayed signal which lags the first signal by less than one half period are generated.
- a phase adjustment signal proportional to any phase difference of the first and second signals is generated.
- a supplementary phase adjustment signal is also generated, the supplementary phase adjustment signal having a first non-zero value when the advanced signal lags the second signal, a second non-zero value when the delayed signal leads the second signal, and a zero value when the advanced signal leads the second signal and the delayed signal lags the second signal.
- the first and second non-zero values of the supplementary phase adjustment signal would be equal in magnitude and opposite in sign.
- circuit implementations may be developed to perform the inventive methods for controlling phase relationships.
Abstract
Description
Claims (15)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/043,690 US5432480A (en) | 1993-04-08 | 1993-04-08 | Phase alignment methods and apparatus |
PCT/CA1994/000187 WO1994024792A1 (en) | 1993-04-08 | 1994-03-31 | Phase alignment methods and apparatus |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/043,690 US5432480A (en) | 1993-04-08 | 1993-04-08 | Phase alignment methods and apparatus |
Publications (1)
Publication Number | Publication Date |
---|---|
US5432480A true US5432480A (en) | 1995-07-11 |
Family
ID=21928390
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/043,690 Expired - Fee Related US5432480A (en) | 1993-04-08 | 1993-04-08 | Phase alignment methods and apparatus |
Country Status (2)
Country | Link |
---|---|
US (1) | US5432480A (en) |
WO (1) | WO1994024792A1 (en) |
Cited By (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5504790A (en) * | 1994-12-09 | 1996-04-02 | Conner Peripherals, Inc. | Digital data phase detector |
US5614855A (en) | 1994-02-15 | 1997-03-25 | Rambus, Inc. | Delay-locked loop |
US5619171A (en) * | 1994-09-28 | 1997-04-08 | U.S. Philips Corporation | Phase-locked loop, phase comparator for use in the phase-locked loop, and reproducing device including the phase-locked loop |
US5638019A (en) * | 1995-11-17 | 1997-06-10 | International Business Machines Corporation | Accurately generating precisely skewed clock signals |
US5736892A (en) * | 1993-12-10 | 1998-04-07 | Rambus, Inc. | Differential charge pump circuit with high differential impedance and low common mode impedance |
US5770976A (en) * | 1996-12-11 | 1998-06-23 | Lucent Technologies Inc. | Local clock duty cycle independent phase detector and method of operation thereof |
US5808498A (en) * | 1995-05-26 | 1998-09-15 | Rambus, Inc. | At frequency phase shifting circuit for use in a quadrature clock generator |
US5825209A (en) * | 1997-02-27 | 1998-10-20 | Rambus Inc. | Quadrature phase detector |
US5966033A (en) * | 1998-01-27 | 1999-10-12 | Credence Systems Corporation | Low ripple phase detector |
US6104326A (en) * | 1997-10-14 | 2000-08-15 | Electronics And Telecommunications Research Institute | Bit synchronization apparatus for recovering high speed NRZ data |
US6340900B1 (en) | 1994-02-15 | 2002-01-22 | Rambus, Inc. | Phase detector with minimized phase detection error |
US6347128B1 (en) * | 1998-07-20 | 2002-02-12 | Lucent Technologies Inc. | Self-aligned clock recovery circuit with proportional phase detector |
US6356131B1 (en) * | 1999-10-19 | 2002-03-12 | Nec Corporation | 90-degree phase shifter |
US6366148B1 (en) * | 1999-11-29 | 2002-04-02 | Samsung Electronics Co., Ltd. | Delay locked loop circuit and method for generating internal clock signal |
US20020085656A1 (en) * | 2000-08-30 | 2002-07-04 | Lee Sang-Hyun | Data recovery using data eye tracking |
US6583653B1 (en) * | 2000-03-31 | 2003-06-24 | Intel Corporation | Method and apparatus for generating a clock signal |
US6642746B2 (en) | 1996-01-02 | 2003-11-04 | Rambus Inc. | Phase detector with minimized phase detection error |
US20040017870A1 (en) * | 2002-07-25 | 2004-01-29 | Casper Dietrich | Techniques to monitor signal quality |
US20040042578A1 (en) * | 2002-09-04 | 2004-03-04 | Benny Christensen | Techniques to adjust a signal sampling point |
US20050134338A1 (en) * | 2003-12-19 | 2005-06-23 | Afshin Momtaz | High frequency binary phase detector |
US20080152057A1 (en) * | 2000-08-30 | 2008-06-26 | Lee Sang-Hyun | Data Recovery Using Data Eye Tracking |
US20080151973A1 (en) * | 2000-11-16 | 2008-06-26 | Invensys Systems, Inc. | Control system methods and appratus for inductive communication across an isolation barrier |
US7621267B1 (en) * | 2004-08-30 | 2009-11-24 | Adams Phillip M | Scuba mask purging apparatus and method |
US8860467B2 (en) * | 2013-03-15 | 2014-10-14 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Biased bang-bang phase detector for clock and data recovery |
WO2016064535A1 (en) * | 2014-10-20 | 2016-04-28 | Qualcomm Incorporated | Signal sampling timing drift compensation |
US10148272B2 (en) * | 2017-05-03 | 2018-12-04 | Ping-Ying Wang | Frequency generating circuit using quartz crystal resonator |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3495184A (en) * | 1968-03-11 | 1970-02-10 | Radiation Inc | Phase-locked loop having improved acquisition range |
GB2091961A (en) * | 1981-01-12 | 1982-08-04 | Sangamo Weston | Phase tolerant bit synchronizer for digital signals |
JPS59171233A (en) * | 1983-03-17 | 1984-09-27 | Mitsubishi Electric Corp | Automatic lock phase setting circuit |
US4605908A (en) * | 1985-12-23 | 1986-08-12 | Motorola, Inc. | Disable circuit for a phase locked loop discriminator circuit |
US5068628A (en) * | 1990-11-13 | 1991-11-26 | Level One Communications, Inc. | Digitally controlled timing recovery loop |
EP0500473A1 (en) * | 1991-02-22 | 1992-08-26 | SAT (Société Anonyme de Télécommunications) | Phase/frequency comparator for a clock recovery circuit |
EP0519892A2 (en) * | 1991-06-19 | 1992-12-23 | Telefonaktiebolaget L M Ericsson | A multi-loop controlled VCO |
US5235290A (en) * | 1992-05-14 | 1993-08-10 | Bar David Israel | Method and apparatus for smoothing out phase fluctuations in a monitored signal |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5651128A (en) * | 1979-10-04 | 1981-05-08 | Sony Corp | Pll |
-
1993
- 1993-04-08 US US08/043,690 patent/US5432480A/en not_active Expired - Fee Related
-
1994
- 1994-03-31 WO PCT/CA1994/000187 patent/WO1994024792A1/en active Application Filing
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3495184A (en) * | 1968-03-11 | 1970-02-10 | Radiation Inc | Phase-locked loop having improved acquisition range |
GB2091961A (en) * | 1981-01-12 | 1982-08-04 | Sangamo Weston | Phase tolerant bit synchronizer for digital signals |
JPS59171233A (en) * | 1983-03-17 | 1984-09-27 | Mitsubishi Electric Corp | Automatic lock phase setting circuit |
US4605908A (en) * | 1985-12-23 | 1986-08-12 | Motorola, Inc. | Disable circuit for a phase locked loop discriminator circuit |
US5068628A (en) * | 1990-11-13 | 1991-11-26 | Level One Communications, Inc. | Digitally controlled timing recovery loop |
EP0500473A1 (en) * | 1991-02-22 | 1992-08-26 | SAT (Société Anonyme de Télécommunications) | Phase/frequency comparator for a clock recovery circuit |
EP0519892A2 (en) * | 1991-06-19 | 1992-12-23 | Telefonaktiebolaget L M Ericsson | A multi-loop controlled VCO |
US5235290A (en) * | 1992-05-14 | 1993-08-10 | Bar David Israel | Method and apparatus for smoothing out phase fluctuations in a monitored signal |
Non-Patent Citations (3)
Title |
---|
"Frequency Comparator Performs Double Duty", R. C. E. Thomas, Electrical Design News, vol. 15, No. 21, Nov. 1, 1990, pp. 29-32. |
Frequency Comparator Performs Double Duty , R. C. E. Thomas, Electrical Design News, vol. 15, No. 21, Nov. 1, 1990, pp. 29 32. * |
Patent Abstracts of Japan: Patent No. A56051128 issued on May 8, 1981. Inventor: Yokoya Satoshi. Patentee: Sony Corp. * |
Cited By (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
USRE36013E (en) * | 1993-12-10 | 1998-12-29 | Rambus, Inc. | Differential charge pump circuit with high differential and low common mode impedance |
US5736892A (en) * | 1993-12-10 | 1998-04-07 | Rambus, Inc. | Differential charge pump circuit with high differential impedance and low common mode impedance |
US5614855A (en) | 1994-02-15 | 1997-03-25 | Rambus, Inc. | Delay-locked loop |
US6340900B1 (en) | 1994-02-15 | 2002-01-22 | Rambus, Inc. | Phase detector with minimized phase detection error |
US6480035B1 (en) | 1994-02-15 | 2002-11-12 | Rambus, Inc. | Phase detector with minimized phase detection error |
US5619171A (en) * | 1994-09-28 | 1997-04-08 | U.S. Philips Corporation | Phase-locked loop, phase comparator for use in the phase-locked loop, and reproducing device including the phase-locked loop |
US5504790A (en) * | 1994-12-09 | 1996-04-02 | Conner Peripherals, Inc. | Digital data phase detector |
USRE37452E1 (en) | 1995-05-26 | 2001-11-20 | Rambus Inc. | At frequency phase shifting circuit for use in a quadrature clock generator |
US5808498A (en) * | 1995-05-26 | 1998-09-15 | Rambus, Inc. | At frequency phase shifting circuit for use in a quadrature clock generator |
US5638019A (en) * | 1995-11-17 | 1997-06-10 | International Business Machines Corporation | Accurately generating precisely skewed clock signals |
US6642746B2 (en) | 1996-01-02 | 2003-11-04 | Rambus Inc. | Phase detector with minimized phase detection error |
US5770976A (en) * | 1996-12-11 | 1998-06-23 | Lucent Technologies Inc. | Local clock duty cycle independent phase detector and method of operation thereof |
US5825209A (en) * | 1997-02-27 | 1998-10-20 | Rambus Inc. | Quadrature phase detector |
US6104326A (en) * | 1997-10-14 | 2000-08-15 | Electronics And Telecommunications Research Institute | Bit synchronization apparatus for recovering high speed NRZ data |
US5966033A (en) * | 1998-01-27 | 1999-10-12 | Credence Systems Corporation | Low ripple phase detector |
US6347128B1 (en) * | 1998-07-20 | 2002-02-12 | Lucent Technologies Inc. | Self-aligned clock recovery circuit with proportional phase detector |
US6356131B1 (en) * | 1999-10-19 | 2002-03-12 | Nec Corporation | 90-degree phase shifter |
US6366148B1 (en) * | 1999-11-29 | 2002-04-02 | Samsung Electronics Co., Ltd. | Delay locked loop circuit and method for generating internal clock signal |
US6583653B1 (en) * | 2000-03-31 | 2003-06-24 | Intel Corporation | Method and apparatus for generating a clock signal |
US6753710B2 (en) * | 2000-03-31 | 2004-06-22 | Intel Corporation | Method and apparatus for generating a clock signal |
US20070002990A1 (en) * | 2000-08-30 | 2007-01-04 | Lee Sang-Hyun | Data recovery using data eye tracking |
US7315598B2 (en) | 2000-08-30 | 2008-01-01 | Silicon Image, Inc. | Data recovery using data eye tracking |
US20080152057A1 (en) * | 2000-08-30 | 2008-06-26 | Lee Sang-Hyun | Data Recovery Using Data Eye Tracking |
US7519138B2 (en) | 2000-08-30 | 2009-04-14 | Silicon Image, Inc. | Method and apparatus for data recovery in a digital data stream using data eye tracking |
US20020085656A1 (en) * | 2000-08-30 | 2002-07-04 | Lee Sang-Hyun | Data recovery using data eye tracking |
US20080151973A1 (en) * | 2000-11-16 | 2008-06-26 | Invensys Systems, Inc. | Control system methods and appratus for inductive communication across an isolation barrier |
US20040017870A1 (en) * | 2002-07-25 | 2004-01-29 | Casper Dietrich | Techniques to monitor signal quality |
CN100563141C (en) * | 2002-07-25 | 2009-11-25 | 英特尔公司 | Shake estimation based on transformed error |
US7028205B2 (en) * | 2002-07-25 | 2006-04-11 | Intel Corporation | Techniques to monitor transition density of an input signal |
WO2004023708A1 (en) * | 2002-09-04 | 2004-03-18 | Intel Corporation | Techniques to adjust a signal sampling point |
US20040042578A1 (en) * | 2002-09-04 | 2004-03-04 | Benny Christensen | Techniques to adjust a signal sampling point |
US6973147B2 (en) | 2002-09-04 | 2005-12-06 | Intel Corporation | Techniques to adjust a signal sampling point |
US20050134338A1 (en) * | 2003-12-19 | 2005-06-23 | Afshin Momtaz | High frequency binary phase detector |
US7202707B2 (en) * | 2003-12-19 | 2007-04-10 | Broadcom Corporation | High frequency binary phase detector |
US7621267B1 (en) * | 2004-08-30 | 2009-11-24 | Adams Phillip M | Scuba mask purging apparatus and method |
US8860467B2 (en) * | 2013-03-15 | 2014-10-14 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Biased bang-bang phase detector for clock and data recovery |
WO2016064535A1 (en) * | 2014-10-20 | 2016-04-28 | Qualcomm Incorporated | Signal sampling timing drift compensation |
US10148272B2 (en) * | 2017-05-03 | 2018-12-04 | Ping-Ying Wang | Frequency generating circuit using quartz crystal resonator |
Also Published As
Publication number | Publication date |
---|---|
WO1994024792A1 (en) | 1994-10-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5432480A (en) | Phase alignment methods and apparatus | |
US7042252B2 (en) | Correcting for DC offset in a phase locked loop | |
US5012494A (en) | Method and apparatus for clock recovery and data retiming for random NRZ data | |
US7688887B2 (en) | Precision adaptive equalizer | |
US5455540A (en) | Modified bang-bang phase detector with ternary output | |
US4371974A (en) | NRZ Data phase detector | |
JP3017247B2 (en) | A new way to introduce a wind strobe in a data synchronizer. | |
US5036298A (en) | Clock recovery circuit without jitter peaking | |
US4527277A (en) | Timing extraction circuit | |
EP0168943B1 (en) | Signal timing circuits | |
GB2413043A (en) | Clock synchroniser and clock and data recovery using an elastic buffer | |
US5719908A (en) | Digital/analog bit synchronizer | |
US6483871B1 (en) | Phase detector with adjustable set point | |
US5272730A (en) | Digital phase-locked loop filter | |
US6959061B1 (en) | Phase comparator circuit | |
US5127026A (en) | Circuit and method for extracting clock signal from a serial data stream | |
KR100479309B1 (en) | Method for detecting phase difference, and apparatus for performing the same | |
JPS63114412A (en) | Phase discriminator | |
KR100261287B1 (en) | Signal dege-triggered phase comparator and the method | |
KR100646197B1 (en) | Receiver circuit having time delay circuit for line equalizer | |
KR102525786B1 (en) | PLL including Adaptive loop bandwidth gain booster | |
JPH05160723A (en) | Automatic gear for synchronizing phase of circuit | |
JPS5850054B2 (en) | PLL circuit | |
JPH02281836A (en) | Clock recovery circuit | |
JPH10262039A (en) | Clock extraction circuit for burst signal reception |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: BELL-NORTHERN RESEARCH LTD., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:POPESCU, P.;REEL/FRAME:006528/0181 Effective date: 19930331 Owner name: NORTHERN TELECOM LIMITED, CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:BELL-NORTHERN RESEARCH LTD.;REEL/FRAME:006528/0183 Effective date: 19930504 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: NORTEL NETWORKS CORPORATION, CANADA Free format text: CHANGE OF NAME;ASSIGNOR:NORTHERN TELECOM LIMITED;REEL/FRAME:010567/0001 Effective date: 19990429 |
|
AS | Assignment |
Owner name: NORTEL NETWORKS LIMITED, CANADA Free format text: CHANGE OF NAME;ASSIGNOR:NORTEL NETWORKS CORPORATION;REEL/FRAME:011195/0706 Effective date: 20000830 Owner name: NORTEL NETWORKS LIMITED,CANADA Free format text: CHANGE OF NAME;ASSIGNOR:NORTEL NETWORKS CORPORATION;REEL/FRAME:011195/0706 Effective date: 20000830 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20070711 |