Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS5148265 A
Publication typeGrant
Application numberUS 07/673,020
Publication date15 Sep 1992
Filing date21 Mar 1991
Priority date24 Sep 1990
Fee statusPaid
Also published asCA2091438A1, CA2091438C, DE69132880D1, DE69132880T2, DE69133468D1, DE69133468T2, DE69133558D1, DE69133558T2, EP0551382A1, EP0551382A4, EP0551382B1, EP1111672A2, EP1111672A3, EP1111672B1, EP1353374A1, EP1353374B1, US5347159, US6133627, US6372527, US6392306, US6433419, US6465893, US20020011663, WO1992005582A1
Publication number07673020, 673020, US 5148265 A, US 5148265A, US-A-5148265, US5148265 A, US5148265A
InventorsIgor Y. Khandros, Thomas H. DiStefano
Original AssigneeIst Associates, Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Semiconductor chip assemblies with fan-in leads
US 5148265 A
Abstract
A semiconductor chip having contacts on the periphery of its top surface is provided with an interposer overlying the central portion of the top surface. Peripheral contact leads extend inwardly from the peripheral contacts to central terminals on the interposer. The terminals on the interposer may be connected to a substrate using techniques commonly employed in surface mounting of electrical devices, such as solder bonding. The leads, and preferably the interposer, are flexible so that the terminals are movable with respect to the contacts on the chip, to compensate for differential thermal expansion of the chip and substrate. The terminals on the interposer may be disposed in an area array having terminals disposed at substantially equal spacings throughout the area of the interposer, thus providing substantial distances between the terminals while accommodating all of the terminals in an area approximately the same size as the area of the chip itself. The interposer may be provided with a compliant layer disposed between the terminals and the chip to permit slight vertical movement of the terminals towards the chip during testing operations. The chip and interposer assembly may be electrically tested prior to assembly to the substrate. A compliant layer disposed between the terminals and the chip permits slight vertical movement of the terminals towards the chip during testing operations, in which the terminals on the interposer are engaged with an assembly of test probles. The entire assembly is compact.
Images(13)
Previous page
Next page
Claims(50)
What is claimed is:
1. A semiconductor chip assembly comprising:
(a) a semiconductor chip having a front surface defining the top of the chip, said front surface including a central region and a peripheral region surrounding said central region, whereby said central region is disposed inwardly of said peripheral region, said chip having a plurality of peripheral contacts disposed in said peripheral region of said front surface;
(b) a sheetlike dielectric interposer overlying said central region of said chip front surface, said interposer having a first surface facing toward said chip and a second surface facing away from said chip, said interposer having outward edges disposed inwardly of said peripheral contacts;
(c) a plurality of central terminals disposed on said interposer and overlying said central region of said chip front surface, said central terminals facing away from said chip and being exposed at said second surface of said interposer for interconnection to a substrate; and
(d) a plurality of peripheral contact leads connecting at least some of said peripheral contacts and at lest some of said central terminals, each said peripheral contact lead having a central terminal end overlying said interposer and connected to one of said central terminals and a contact end projecting outwardly beyond one of said edges of said interposer and connected to one of said peripheral contacts, whereby each said peripheral contact lead extends inwardly from one of said peripheral contacts to one of said central terminals on said interposer, said central terminals being movable with respect to said contacts so as to compensate for thermal expansion of said chip.
2. A chip assembly as claimed in claim 1 wherein said interposer is flexible.
3. A chip assembly as claimed in claim 1 wherein at least some of said peripheral contact leads have outward extensions projecting outwardly beyond said peripheral contacts, the assembly further comprising securement means for holding said outward extensions of said peripheral contact leads.
4. A chip assembly as claimed in claim 3 wherein said securement means includes at least one securement element disposed outwardly of said peripheral contacts and physically connected to a plurality of said outward extensions.
5. A chip assembly as claimed in claim 4 wherein each said securement element has an inboard edge extending generally parallel to one of said outboard edges of said interposer so that such parallel edges define an elongated slot between each said securement element and said interposer, each said peripheral contact lead extending across one said slot.
6. A chip assembly as claimed in claim 5 further comprising bridge elements extending between each said securement element and said interposer, said bridge elements being spaced apart from one another, said slots extending between said bridge elements.
7. A chip assembly as claimed in claim 6 wherein said bridge elements, said securement elements and said interposer are formed integrally with one another as a single sheetlike unit.
8. A chip assembly as claimed in claim 6 wherein said peripheral contacts are disposed in a pattern having zones devoid of contacts and wherein at least some of said bridge elements are aligned with said zones.
9. A chip assembly as claimed in claim 8 wherein said peripheral contacts are disposed in a generally rectangular pattern, said zones devoid of contacts are disposed at corners of said rectangular pattern and said bridge elements are aligned with said corners.
10. A chip assembly as claimed in claim 5 further comprising a plurality of outside terminals mounted on said at least one securement element, and outside terminal leads extending between said outside terminals and some of said peripheral contacts on said chip.
11. A chip assembly as claimed in claim 10 wherein at least a portion of each said securement element is disposed outboard of said chip, the assembly further comprising at least one support element disposed alongside said chip in alignment with said at least one securement element, each said support element having a front surface facing and supporting one of said securement elements.
12. A chip assembly as claimed in claim 11, wherein said interposer includes a compliant layer disposed below said central terminals and each said securement element includes a compliant layer disposed below said outside terminals.
13. A chip assembly as claimed in claim 12 wherein each said outside terminal lead extends across one of said slots and wherein each said outside terminal lead has an inboard end secured to said interposer.
14. A chip assembly as claimed in claim 13, wherein said peripheral contact leads and said outside terminal leads extend into each said slot from above said compliant layers and are bowed downwardly within such slot.
15. A chip assembly as claimed in claim 13 wherein said outside terminals are disposed in rows extending generally parallel to the edges of said interposer and generally parallel to said slots.
16. A chip assembly as claimed in claim 15 wherein only one row of said outside terminals is disposed alongside each one of said slots, each such row being adjacent said peripheral contacts.
17. A chip assembly as claimed in claim 5 wherein the portions of said peripheral contact leads extending across each said slot are curved in directions generally parallel to the front face of the chip.
18. A chip assembly as claimed in claim 3 wherein said semiconductor chip has a rear surface defining the bottom of the chip and extending generally parallel to said front surface and edges extending between said front and rear surfaces, said securement means comprising a backing element having a top surface facing the rear surface of said chip, said backing element extending outwardly beyond at least some of said edges of said chip, at least some of said outward extensions of said peripheral contact leads extending beyond the edges of said chip and being secured to said backing element.
19. A chip assembly as claimed in claim 18 wherein said backing element has outside terminals outboard of said edges of said chip, at least some of said outward extensions being connected to said outside terminals.
20. A chip assembly as claimed in claim 19 wherein said backing element has a bottom surface extending generally parallel to said top surface, inside terminals in a central region of the backing element aligned with said chip, and means for electrically connecting at least some of said outside terminals to at least some of said inside terminals.
21. A chip assembly as claimed in claim 20 wherein said inside terminals are disposed on said bottom surface of said backing element.
22. A circuit assembly comprising a plurality of chip assemblies as claimed in claim 21, said chip assemblies being arranged in a stack having a top and a bottom, whereby said chip assemblies include a bottom one of said chip assemblies at the bottom of said stack and one or more non-bottom chip assemblies, each said non-bottom chip assembly overlying another, immediately subjacent one of said chip assemblies, the bottom surface of backing element of each such non-bottom chip assembly facing the second surface of the interposer of the immediately subjacent one of said chip assemblies, at least some of the inside terminals on the backing element of each said non-bottom chip assembly being connected to the central terminals on the interposer of the immediately subjacent chip assembly, whereby the chips of said chip assemblies are electrically connected to one another.
23. A circuit assembly as claimed in claim 22 wherein the inside terminals on the backing element of each said non-bottom chip assembly are aligned with the central terminals on the interposer of the immediately subjacent chip assembly and wherein said aligned inside and central terminals are connected to one another by masses of electrically conductive material disposed therebetween.
24. A chip assembly as claimed in claim 1 wherein said interposer includes a compliant layer of a low modulus material, said compliant layer being disposed beneath said central terminals, said compliant layer allowing each said central terminal to be displaced downwardly toward said front surface of said chip.
25. A chip assembly as claimed in claim 24 wherein said interposer further includes a thin, flexible top layer formed from a material selected from the group consisting of thermoset and thermoplastic polymers overlying said compliant layer and defining said second surface of said interposer.
26. A chip assembly as claimed in claim 25, wherein said central terminals are disposed on said top layer at said second surface of said interposer.
27. A chip assembly as claimed in claim 26 further comprising a dielectric encapsulant overlying said second surface of said interposer and said peripheral region of said chip, said encapsulant having apertures aligned with said central terminals so that said central terminals are accessible through said apertures.
28. A chip assembly as claimed in claim 25 wherein said central terminals and said central terminal ends of said peripheral contact leads are disposed between said top layer and said compliant layer, said top layer having apertures aligned with said central terminals so that said central terminals are accessible from said second surface of said interposer.
29. A chip assembly as claimed in claim 28 further comprising a dielectric encapsulant covering said peripheral region of said chip, said peripheral contacts and said contact ends of said peripheral contact leads, said encapsulant covering only an outboard region of said interposer so that said encapsulant is remote from said apertures in said top layer of said interposer and from said central terminals.
30. A chip assembly as claimed in claim 24 wherein said compliant layer is formed from an elastomeric material.
31. A chip assembly as claimed in claim 24 wherein said compliant layer includes masses of said low-modulus material and holes interspersed with said masses of low-modulus material, said masses of said low modulus material being aligned with said central terminals, said holes in said compliant layer being out of alignment with said terminals.
32. A chip assembly as claimed in claim 24 wherein said compliant layer is formed from a compressible foam.
33. A chip assembly as claimed in claim 24 wherein said interposer includes a sheetlike, electrically conductive grounding layer disposed between said central terminals and said chip.
34. A chip assembly as claimed in claim 24 wherein said compliant layer defines both said first surface and said second surface of said interposer, said central terminals being disposed on said second surface of said interposer, the assembly further comprising a dielectric encapsulant overlying said second surface of said interposer and said peripheral region of said chip, said encapsulant having apertures aligned with said central terminals.
35. A chip assembly as claimed in claim 24 wherein said compliant layer is disposed beneath said terminal ends of said peripheral contact leads, and wherein said contact ends of said peripheral contact leads curve downwardly toward said chip.
36. A chip assembly as claimed in claim 1 wherein said chip has a pattern of central contacts disposed on said central region of said front surface, said interposer having a hole aligned with said central contact pattern and inboard edges bounding said hole, the assembly further comprising central contact leads extending from at least some of said central contacts to at least some of said central terminals, each such central contact lead having a contact end overlying said interposer and connected to one of said central terminals and also having a contact end projecting inwardly across one of said inboard edges to one of said central contacts.
37. A chip assembly as claimed in claim 1, further comprising a substrate having a top surface facing said second surface of said interposer and a plurality of connection pads disposed on said top surface in a pattern corresponding to the pattern of said central terminals on said interposer, and means for connecting said pads on said substrate to said central terminals on said interposer.
38. A chip assembly as claimed in claim 37 wherein said means for connecting includes masses of an electrically conductive bonding material, one said mass being disposed between each said central terminal and one of said contact pads on said substrate.
39. A chip assembly as claimed in claim 38 wherein said central terminals and said pads are metallic and wherein said electrically conductive bonding material includes solder.
40. A semiconductor chip assembly comprising:
(a) a semiconductor chip having a front surface defining the top of the chip, said chip having a plurality of contacts on said front surface;
(b) a sheet-like interposer including a compliant layer of a low modulus material, said interposer overlying said front surface of said chip;
(c) a plurality of terminals disposed on said interposer above said compliant layer; and
(d) means for electrically connecting said terminals to said contacts on said chip so that said terminals are movable with respect to said contacts, so as to compensate for thermal expansion of said chip, each said terminal being independently displaceable toward said chip upon deformation of said compliant layer, whereby upon engagement with test probes the terminals can be displaced toward the chip by the test probes to thereby facilitate engagement of the test probes with the terminals.
41. A component for use in semiconductor chip assemblies comprising:
(a) a sheetlike interposer having outboard edges said interposer including a compliant layer;
(b) plurality of terminals disposed on said interposer and overlying said compliant layer; and
(c) a plurality of prefabricated leads connected to said terminals and having contact portions extending away from said terminals, said prefabricated leads being flexible, the contact portion of each said prefabricated lead being movable with respect to the terminal connected to such lead whereby such movement will compensate for terminal expansion when said contact ends of said leads are secured to contacts on a chip, each said terminal being independently displaceable into said compliant layer whereby when the interposer is mounted on a chip, said terminals can be displaced toward the chip by test probes to thereby facilitate engagement of the test probes with the terminals.
42. A component as claimed in claim 41 wherein said contact portions project beyond the outboard edges of said interposer.
43. A component as claimed in claim 42 further comprising at least one securement element, each said securement element having an inboard edge extending generally parallel to one of said outboard edges of said interposer so that such parallel edges define an elongated slot, each such prefabricated lead extending across one said slot.
44. A component as claimed in claim 43 wherein the portions of said prefabricated leads extending across each said slot are curved.
45. A component as claimed in claim 41 wherein said compliant layer includes masses of a low modulus material and holes interspersed with said masses.
46. A component as claimed in claim 45 wherein said masses are aligned with said central terminals and said holes are out of alignment with said central terminals.
47. An assembly as claimed in claim 40 wherein said compliant layer includes masses of said low modulus material aligned with said terminals and holes interspersed with said masses.
48. A component as claimed in claim 44 wherein each said securement element also includes a compliant layer.
49. A component as claimed in claim 41 wherein said interposer includes a thin, flexible top layer overlying said compliant layer, sad terminals being mounted on said top layer.
50. A chip assembly as claimed in claim 47 wherein said interposer includes a thin, flexible top layer overlying said compliant layer, said terminals being mounted on said top layer, and wherein said holes are out of alignment with said terminals.
Description
CROSS REFERENCE TO RELATED APPLICATIONS

This application is a continuation-in-part of U.S. patent application Ser. No. 07/586,758, filed Sept. 24, 1990, the disclosure of which is hereby incorporated by reference herein.

BACKGROUND OF INVENTION

The present invention relates to the art of electronic packaging, and more specifically to assemblies incorporating semiconductor chips and to methods of making such assemblies.

Modern electronic devices utilize semiconductor chips, commonly referred to as "integrated circuits" which incorporate numerous electronic elements. These chips are mounted on substrates which physically support the chips and electrically interconnect each chip with other elements of the circuit. The substrate may be a part of a discrete chip package used to hold a single chip and equipped with terminals for interconnection to external circuit elements. Such substrates may be secured to an external circuit board or chassis. Alternatively, in a so-called "hybrid circuit" one or more chips are mounted directly to a substrate forming a circuit panel arranged to interconnect the chips and the other circuit elements mounted to the substrate. In either case, the chip must be securely held on the substrate and must be provided with reliable electrical interconnection to the substrate. The interconnection between the chip itself and its supporting substrate is commonly referred to as "first level" assembly or chip interconnection, as distinguished from the interconnection between the substrate and the larger elements of the circuit, commonly referred to as a "second level" interconnection.

The structures utilized to provide the first level connection between the chip and the substrate must accommodate all of the required electrical interconnections to the chip. The number of connections to external circuit elements, commonly referred to as "input-output" or "I/O" connections, is determined by the structure and function of the chip. Advanced chips capable of performing numerous functions may require substantial numbers of I/O connections.

The size of the chip and substrate assembly is a major concern. The size of each such assembly influences the size of the overall electronic device. Moreover, the size of each assembly controls the required distance between each chip and other chips, or between each chip or other elements of the circuit. Delays in transmission of electrical signals between chips are directly related to these distances. These delays limit the speed of operation of the device. For example, in a computer where a central processing unit operates cyclically, signals must be interchanged between the central processing unit chip and other chips during each cycle. The transmission delays inherent in such interchanges often limit the cycling rate of the central processing chip. Thus, more compact interconnection assemblies, with smaller distances between chips and smaller signal transmission delays can permit faster operation of the central processing chip.

The first level interconnection structures connecting a chip to a substrate ordinarily are subject to substantial strain caused by thermal cycling as temperatures within the device change during operation. The electrical power dissipated within the chip tends to heat the chip and substrate, so that the temperatures of the chip and substrate rise each time the device is turned on and fall each time the device is turned off. As the chip and the substrate ordinarily are formed from different materials having different coefficients of thermal expansion, the chip and substrate ordinarily expand and contract by different amounts. This causes the electrical contacts on the chip to move relative to the electrical contact pads on the substrate as the temperature of the chip and substrate changes. This relative movement deforms the electrical interconnections between the chip and substrate and places them under mechanical stress. These stresses are applied repeatedly with repeated operation of the device, and can cause breakage of the electrical interconnections. Thermal cycling stresses may occur even where the chip and substrate are formed from like materials having similar coefficients of thermal expansion, because the temperature of the chip may increase more rapidly than the temperature of the substrate when power is first applied to the chip.

The cost of the chip and substrate assembly is also a major concern. All these concerns, taken together, present a formidable engineering challenge. Various attempts have been made heretofore to provide primary interconnection structures and methods to meet these concerns, but none of these is truly satisfactory in every respect. At present, the most widely utilized primary interconnection methods are wire bonding, tape automated bonding or "TAB" and flip-chip bonding.

In wire bonding, the substrate has a top surface with a plurality of electrically conductive contact pads or lands disposed in a ring-like pattern, The chip is secured to the top surface of the substrate at the center of the ring-like pattern, so that the chip is surrounded by the contact pads on the substrate. The chip is mounted in a face-up disposition, with the back surface of the chip confronting the top surface of the substrate and with the front surface of the chip facing upwardly, away from the substrate, so that electrical contacts on the front surface are exposed. Fine wires are connected between the contacts on the front face of the chip and the contact pads on the top surface of the substrate. These wires extend outwardly from the chip to the surrounding contact pads on the substrate.

Wire bonding ordinarily can only be employed with contacts at the periphery of the chip. It is difficult or impossible to make connections with contacts at the center of the front surface of the chip using the wire bonding approach. Also, the contacts on the chip must be spaced at least about 100 micrometers apart from one another. These considerations limit the wire bonding approach to chips having relatively few I/O connections, typically less than about 250 connections per chip. Moreover, the area of the substrate occupied by the chip, the wires and the contact pads of the substrate is substantially greater than the surface area of the chip itself.

In tape automated bonding, a polymer tape is provided with thin layers of metallic material forming conductors on a first surface of the tape. These conductors are arranged generally in a ring-like pattern and extend generally radially, towards and away from the center of the ring-like pattern. The chip is placed on the tape in a face down arrangement, with contacts on the front surface of the chip confronting the conductors on the first surface of the tape. The contacts on the chip are bonded to the conductors on the tape. Ordinarily, numerous patterns of conductors are arranged along the length of the tape and one chip is bonded to each of these individual patterns, so that the chips, once bonded to the tape, can be advanced through successive work stations by advancing the tape. After each chip is bonded to the metallic conductors constituting one pattern, the chip and the immediately adjacent portions of the pattern are encapsulated and the outermost portions of the metallic conductors are secured to additional leads and to the ultimate substrate. Tape automated bonding can provide the assembly with good resistance to thermal stresses, because the thin metallic leads on the tape surface are quite flexible, and will bend readily upon expansion of the chip without imposing significant stresses at the juncture between the lead and the contact on the chip. However, because the leads utilized in tape automated bonding extend outwardly in a radial, "fan out" pattern from the chip, the assembly is much larger than the chip itself. Also, the leads ordinarily are connected only to contacts at the periphery of the chip. This limits tape automated bonding to chips having relatively low numbers of contacts.

In flip-chip bonding, contacts on the front surface of the chip are provided with bumps of solder. The substrate has contact pads arranged in an array corresponding to the array of contacts on the chip. The chip, with the solder bumps, is inverted so that its front surface faces toward the top surface of the substrate, with each contact and solder bump on the chip being positioned on the appropriate contact pad of the substrate. The assembly is then heated so as to liquify the solder and bond each contact on the chip to the confronting contact pad of the substrate. Because the flip-chip arrangement does not require leads arranged in a fan-out pattern, it provides a compact assembly. The area of the substrate occupied by the contact pads is approximately the same size as the chip itself. Moreover, the flip-chip bonding approach is not limited to contacts on the periphery of the chip. Rather, the contacts on the chip may be arranged in a so-called "area array" covering substantially the entire front face of the chip. Flip-chip bonding therefore is well suited to use with chips having large numbers of I/O contacts. However, assemblies made by flip-chip bonding are quite susceptible to thermal stresses. The solder interconnections are relatively inflexible, and may be subjected to very high stress upon differential expansion of the chip and substrate. These difficulties are particularly pronounced with relatively large chips. Moreover, it is difficult to test and operate or "burn-in" chips having an area array of contacts before attaching the chip to the substrate. Additionally, flip-chip bonding ordinarily requires that the contacts on the chip be arranged in an area array to provide adequate spacing for the solder bumps. Flip-chip bonding normally cannot be applied to chips originally designed for wire bonding or tape automated bonding, and having rows of closely spaced contacts on the periphery of the chip.

Our own prior U.S. patent application Ser. No. 07/586,758 discloses improvements in semiconductor chip assemblies and methods of making the same. As more fully set forth in the '758 application, a semiconductor chip can be connected to a substrate using a sheet-like, and preferably flexible, interposer. The interposer overlies the top, contact-bearing surface of the chip. A first surface of the interposer faces towards the chip whereas a second surface faces away from the chip. Electrical terminals are provided on the second surface of the interposer, and the interposer is also provided with apertures extending through it. Flexible leads extend through these apertures between contacts on the chip and the terminals on the second surface of the interposer. The terminals can be bonded to a substrate. Because the terminals are movable relative to the contacts on the chip, the arrangements described in the '758 application provide excellent resistance to thermal cycling. The interposer disclosed in the '758 application may include a soft, compliant layer disposed between the terminals and the chip. Because the terminals can be disposed in the area of the interposer overlying the contact pattern area of the chip, the structures described in the '758 application provide extraordinarily compact assemblies, substantially as compact as those achieved by flip-chip bonding. The invention described in the '758 application can be used with substantially any chip configuration, including so-called peripheral contact chips having contacts arranged in rows adjacent the periphery of the chip, as well as so-called area array chips having contacts disposed in an array substantially covering the entire face of the chip.

However, still further improvements would be desirable. In particular, there are needs for still further improvements in mountings to accommodate chips having peripheral contacts. Most conventional chips such as random access memories and the more common microprocessors are commonly manufactured with peripheral contact arrangements.

SUMMARY OF THE INVENTION

The present invention addresses these needs.

One aspect of the present invention provides semiconductor chip assemblies. A chip assembly according to this aspect of the present invention preferably incorporates a chip having a front or top surface including a central region and a peripheral region surrounding the central region, the chip having a plurality of peripheral contacts disposed in the peripheral region of the front surface. The assembly preferably further includes a sheet-like dielectric interposer overlying the central region of the chip front surface. The interposer has a first surface facing downwardly toward the chip and a second surface facing upwardly, away from the chip. The interposer also has edges disposed inwardly of the peripheral contacts. For example, the interposer may overly only the central portion of the chip front surface. A plurality of central terminals are disposed on the interposer and overly the central region of the chip front surface. The assembly preferably also includes a plurality of peripheral contact leads connecting at least some of the peripheral contacts on the chip with at least some of the central terminals on the interposer. Each such peripheral contact lead thus has a central terminal end overlying the interposer and connected to one of the central terminals and a contact end projecting outwardly beyond one of the edges of the interposer and connected to one of the peripheral contacts. Each peripheral contact lead extends inwardly from one of the peripheral contacts to one of the central terminals on the interposer. The peripheral contact leads and preferably the interposer as well are at least partially flexible so that the central terminals are movable with respect to peripheral contacts to accommodate movement caused by differential thermal expansion. Desirably, the peripheral contact leads include bent portions.

The peripheral contact leads and central terminals provide a "fan-in" arrangement in which the terminals on the interposer are disposed inside the region bounded by the peripheral contacts on the chip. Typically, the peripheral contacts on the chip are disposed in one or two rows along each edge of the chip, in a generally rectangular pattern, so that the contacts on the chip are close to one another. By contrast, the terminals on the interposer may be substantially evenly disposed over the second surface of the interposer. The central terminals may be disposed in a so-called "area array". Accordingly, the distance between adjacent terminals may be substantially greater than the distance between adjacent contacts on the chip. The distances between adjacent terminals on the interposer may be large enough to accommodate solder bonding and similar processes which require substantial distances between adjacent bonds. Such bonds may be accommodated in the previously unused area overlying the center of the chip. The peripheral contact leads may be connected to the peripheral contacts of the chip by a bonding method similar to those used with conventional "fan-out" leads, such as wire bonding or thermal compression bonding. The chip assembly may further include a substrate having electrically conductive contact pads, the chip and interposer being superposed on the substrate so that the second surface of the interposer faces toward the substrate and, preferably, so that the terminals on the interposer are aligned with the contact pads on the substrate. The interposer terminals and the substrate contact pads may be electrically connected and secured to one another, as by an electrically conductive material such as solder disposed therebetween. Assemblies according to preferred embodiments of this aspect of the invention provide both compactness and resistance to thermal stress.

Some or all of the peripheral contact leads may have outward extensions projecting outwardly beyond the peripheral contacts of the chip. The assembly may include securement means for holding these outward extensions. For example, one or more securement elements may be disposed outwardly of the peripheral contacts, and each such securement element may be physically connected to a plurality of the outward extensions on the peripheral contact leads. Each such securement element may be a generally planar strip of dielectric material having an inboard edge extending generally parallel to one of the edges of the interposer so that each pair of parallel edges define an elongated slot between each such securement element and the interposer, and each peripheral contact lead may extend across one of these slots. In this arrangement, the peripheral contacts of the chip may be disposed in alignment with the slots between the securement elements and the interposer. The securement element may be physically connected to the interposer, as by bridge elements extending between the securement elements and the interposer at spaced-apart locations around the periphery of the chip front surface. The securement elements, bridge elements and interposer may be formed integrally with one another as a single, sheet-like unit. The bridge elements may be disposed at the corners of a rectangular or other polygonal chip contact pattern. The securement elements provide physical reenforcement to the peripheral contact leads during the manufacturing operations and in service. Additional terminals, referred to herein as "outside" terminals, may be disposed on the securement elements, and may be connected to some of the peripheral contacts on the chip by outside terminal leads extending across the slots, the inboard ends of the outside terminal leads being secured to the interposer so that the slot and interposer cooperatively provide reinforcement to the outside terminal leads as well.

The interposer desirably includes a compliant layer of a material having a relatively low elastic modulus, such as an elastomeric material. This compliant layer is disposed beneath the central terminals, i.e., between the central terminals and the front surface of the chip. It permits slight downward movement of the central terminals towards the front face of the chip. As further explained below, this greatly facilitates temporary engagement of the central terminals by test equipment and hence facilitates testing and "burn-in" of the chip and interposer assembly before the same is mounted to a substrate. A further aspect of the present invention incorporates the realization that the compliance of such a compliant layer may be substantially enhanced by providing holes in the compliant layer, so that the compliant layer includes masses of compliant material interspersed with holes. Desirably, each such mass is aligned with one of the central terminals. This aspect of the present invention is not limited to assemblies incorporating the particular peripheral contact and central terminal arrangement mentioned above. It can be used in other arrangements incorporating a compliant layer disposed between terminals and a chip, such as the assemblies described in our U.S. patent application Ser. No. 07/586,758.

The semiconductor chip typically has a rear or bottom surface extending generally parallel to the front surface of the chip, and has edges extending between these front and rear surfaces at the outer periphery of the chip, outboard of the peripheral contacts. In a variant of the present invention, the securement means may include a backing element having a top surface overlying the rear surface of the chip, the backing element extending outwardly beyond at least some of the edges of the chip. At least some of the outboard extensions of the peripheral contact leads may extend beyond the edges of the chip and may be secured to the backing element. The backing element may support outside terminals outboard of the edges of the chip, and at least some of the outboard extensions of the peripheral contact leads may be connected to the outside terminals on the backing element. The backing element may have inside terminals disposed in a central region of the backing element aligned with the chip, and the central terminals may be electrically connected to the outside terminals of the backing element. In this arrangement, the chip is disposed between the backing element and the interposer, with the interposer on the front of the chip and the backing element on the back of the chip, both elements bearing terminals connected to the peripheral contacts of the chip.

A further aspect of the present invention provides a circuit assembly including a plurality of chip assemblies, each including an interposer and a backing element as discussed above. According to this aspect of the invention, the chip assemblies may be arranged in a stack, one on top of the other, such that each chip assembly other than the bottom-most chip assembly overlies another, immediately subjacent chip assembly. The bottom surface of the backing element in each such overlying chip assembly faces the second surface of the interposer of the immediate subjacent chip assembly. Most preferably, at least some of the inside terminals on the backing element of each such overlying chip assembly are connected to the central terminals on the interposer of the immediately subjacent chip assembly, so that the chips of the various chip assemblies are electrically connected to one another. Preferably, the inside terminals of the backing element of each chip assembly are aligned with the central terminals on the interposer of the immediately subjacent chip assembly. Preferably, the aligned inside and central terminals are connected to one another by masses of electrically conductive material such as solder disposed therebetween.

As discussed above, the chip assemblies, according to this aspect of the present invention, are particularly useful in the case of chips having peripheral contacts. The chip may also have a pattern of central contact disposed on the central region of the front surface. In this case, the interposer may have a hole aligned with the central contact pattern and inboard edges bounding the hole. The assembly may incorporate central contact leads extending from at least some of the central contacts on the chip to at least some of the central terminals on the interposer. In this case, the central contact leads extend outwardly in a "fan-out" pattern from the center of the chip towards the periphery of the chip, whereas the peripheral contact leads extend inwardly in a "fan-in" pattern from the periphery of the chip toward the center of the chip.

Further aspects of the present invention provide methods of making semiconductor assemblies. One method according to this aspect of the present invention includes the steps of providing a semiconductor chip having central and peripheral regions and peripheral contacts disposed in the peripheral region of the front surface. The method further includes the step of assembling a sheet-like dielectric interposer to the chip so that the interposer overlies the central region of the chip front surface, the outboard edges of the interposer being disposed inwardly of the peripheral contacts on the chip. When the dielectric interposer is disposed on the chip, a first surface of the interposer faces downwardly toward the chip and a second surface of the interposer faces upwardly away from the chip, and a plurality of central terminals on the interposer overly the central region of the chip front surface. The method further includes the step of connecting a plurality of peripheral contact leads between at least some of the peripheral contacts of the chip and at least some of the central terminals on the interposer, so that each such peripheral contact lead extends inwardly from one of the peripheral contacts on the chip to one of the central terminals on the interposer. The method may further include the step of assembling a substrate having a plurality of contact pads to be assembled interposer and chip and connecting each of the central terminals on the interposer to one of the contact pads on the substrate.

The interposer may have prefabricated leads mounted thereon and connected to the central terminals before the interposer is assembled to the chip. In this case, the prefabricated contact leads are positioned on the chip when the interposer is assembled to the chip. Such prefabricated contact leads may be electrically connected to the contacts of the chip by thermal compression bonding or similar processes. Alternatively, the peripheral contact leads may be formed after the interposer is applied to the chip, as in a wire-bonding step in which a fine wire is dispensed and formed into a lead connecting the contact and terminal. Preferably, securement elements are provided as discussed above with reference to the chip assembly, and the securement elements are connected to the interposer before the interposer is placed on the chip. In this case, the securement elements may support the prefabricated leads during the step of placing the interposer on the chip. The fabrication method according to this aspect of the present invention desirably further includes the step of connecting the terminals on the interposer to contact pads on a substrate. Also, the method according to this aspect of the present invention, desirably includes the step of applying an encapsulant to cover at least the peripheral contacts on the chip. Preferably, the encapsulant is applied so that it does not cover the central terminals on the interposer.

Assembly methods according to this aspect of the invention can provide simple and economical assembly of the chips to the substrates.

Still further aspects of the present invention provide prefabricated interposers having features as discussed above in connection with the assemblies and assembly methods. The interposers, with terminals and, preferably, prefabricated leads can be made and sold as separate articles of manufacture. These interposers can be employed in assembly methods and assemblies, as discussed above.

These and other objects, features and advantages of the present invention will be more readily apparent from the detailed description of the preferred embodiment set forth below, taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a diagrammatic plane view of a semiconductor chip incorporated in one embodiment of the present invention.

FIG. 2 is a view similar to FIG. 1 but showing the chip in conjunction with additional components.

FIG. 3 is a fragmentary, partially sectional perspective view on an enlarged scale depicting portions of the components illustrated in FIG. 2.

FIG. 4 is a fragmentary, diagrammatic sectional view depicting the components shown in FIG. 3 together with additional components and process equipment.

FIG. 5 is a view similar to FIG. 4, depicting the same components in conjunction with additional components.

FIG. 6 is a fragmentary, diagrammatic sectional view depicting an assembly operation according to a further embodiment of the invention.

FIG. 7 is a fragmentary, diagrammatic perspective view depicting a manufacturing operation and components according to still another embodiment of the invention.

FIG. 8 is a fragmentary diagrammatic perspective view depicting an assembly according to yet another embodiment of the invention.

FIG. 9 is a fragmentary, partially sectional diagrammatic perspective view depicting an assembly according to a further embodiment of the invention.

FIG. 10 is a diagrammatic plane view depicting the assembly of FIG. 9.

FIG. 11 is a diagrammatic plane view depicting an assembly according to yet another embodiment of the invention.

FIG. 12 is a fragmentary diagrammatic sectional view similar to FIG. 4 but depicting an assembly according to a further embodiment of the invention.

FIG. 13 is a diagrammatic perspective view depicting an assembly according to yet another embodiment of the invention.

FIG. 14 is a diagrammatic elevational view depicting an assembly in accordance with a further embodiment.

FIG. 15 is a fragmentary plan view depicting certain components used in the assembly according to FIGS. 9 and 10.

FIG. 16 is a fragmentary perspective view similar to FIG. 10 but depicting portions of any assembly in accordance with a further embodiment of the invention

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

As shown in FIG. 1, a semiconductor chip 20 may have a generally planar front face 22 (the face visible in FIG. 1) having a central region 24 adjacent the geometric center of the face and a peripheral region 26 adjacent the edges 28 bounding face 22. The front or contact-bearing face 22 of the chip is regarded as defining the top of the chip. Thus, in specifying direction pointing out of front face 22, and away from the chip, i.e., the direction pointing out of the plane of the drawing towards the viewer in FIG. 1. The downward direction is the opposite direction. As used in the present disclosure with respect to a semiconductor chip assembly, such terms should be understood as based on this convention, and should not be understood as implying any particular directions with respect to the ordinary gravitational frame of reference. The chip also has a plurality of peripheral contacts 30 arranged in rows 32, there being one such row adjacent each edge 28 of the chip. The rows 32 do not intersect one another but instead terminate at appreciable distances from the corners of the chip so that the corners 34 are devoid of peripheral contacts 30. The central region 24 of the chip front surface 22 is also devoid of contacts. The contacts 30 in each row 32 are spaced at very close intervals typically about 100 to about 250 micrometers center to center. This center to center spacing is adequate for wire bonding or tape automated bonding. This chip configuration is typical of high I/O count chips originally intended for use with wire bonding or tape automated bonding systems.

In an assembly method according to one embodiment of the invention, a sheet-like dielectric interposer 36 is assembled to chip 20. Interposer 36 includes a flexible top layer 38 (FIG. 3) formed by a thin sheet of material having a relatively high elastic modulus and a compliant bottom layer 40 formed from a material having a relatively low elastic modulus. The high-modulus material of top layer 38 may be a polymer such as a polyimide or other thermoset polymer, a fluoropolymer or a thermoplastic polymer. The compliant, low-modulus material of bottom layer 40 may be an elastomer. Desirably, the low-modulus material has elastic properties (including modulus of elasticity) comparable to those of soft rubber, about 20 to 70 Shore A durometer hardness. Interposer 36 has a first or bottom surface 42 defined by bottom layer 40 and a second or top surface 44 defined by top layer 38. Bottom, compliant layer 40 includes holes or voids 41 interspersed with masses 43 of the low-modulus material.

Interposer 36 has edges 46 bounding surfaces 42 and 44 and extending therebetween. The interposer also has a plurality of central terminals 48 distributed over the second or top surface 44. Terminals 48 are disposed at substantially even spaces on surface 44 so that terminals 48 constitute a "area array". The dimensions of interposer 36 in the plane of top surface 44 are smaller than the corresponding dimensions of chip 20 in the plane of front surface 22. The number of central terminals 48 may be approximately equal to the number of peripheral contacts 30 on the semiconductor chip Nonetheless, the center-to-center linear distance between adjacent ones of 30 central terminals 48 is substantially greater than the center-to-center distance between adjacent peripheral contacts 30 on the chip, because the central contacts 48 are substantially evenly distributed rather than concentrated in only a few rows. Each central terminal 48 is aligned with one of the masses 43 of low-modulus material in compliant layer 40, whereas the holes 41 in the compliant layer are out of alignment with the central terminals 48. In a variation of this embodiment, the holes may be aligned with terminals 48. In a further variation, the holes may be continuous with one another whereas the masses of low-modulus material may be separate posts or pillars entirely surrounded by such continuous holes.

As best seen in FIG. 3, each central terminal 48 is connected with a partial lead 50 and a bonding terminal 52 which are formed integrally with the central terminal. Central terminals 48, partial leads 50 and bonding terminals 52 may be formed from substantially any electrically conductive material, but preferably are formed from metallic material such as copper and copper alloys, noble metals and noble metal alloys. These components typically are fabricated on the top or second surface 44 of interposer 36 by conventional photolithographic end etching or deposition techniques. Bonding terminals 52 are arranged in rows 54 adjacent the edges 46 of the interposer. As best seen in FIG. 2, there are four such rows 54 of bonding terminals, one adjacent each edge of the interposer.

In the assembly method according to this embodiment of the invention, the interposer 36 with the preformed terminals 48, partial leads 50 and bonding terminals 52 thereon is positioned on chip 20 so that the first surface 42 of the interposer faces the front surface 22 of the chip, and so that the edges 46 of the interposer are disposed inwardly of the rows 32 of peripheral contacts 30 on the chip. Bonding terminals 52 are electrically connected to contacts 30 on the chip by a conventional wire bonding operation. The arrangement of the bonding terminals 52 in rows parallel to and adjacent to the rows of peripheral contacts 30 on the chip substantially facilitates the wire bonding process. The fine, flexible bonding wires 56 applied in the wire bonding operation merge with the bonding terminals 52 and partial leads 50 on the interposer to form composite leads extending from the peripheral contacts of the chip to the central terminals on the interposer. As best appreciated with reference to FIG. 3, each such composite lead extends inwardly from one peripheral contact 30 to an associated central terminal 48 in the central way. Each such composite lead extends across the edge 46 of the interposer.

In the next stage of the process, a low elastic modulus dielectric encapsulant such as a silicone rubber or other castable elastomer 58 (FIG. 4) is applied over the interposer and chip and over bonding wires 56. The encapsulant is applied so as to leave holes 60 in alignment with each of the central terminals 48 on the interposer. This may be accomplished by applying the encapsulant 58 in a selective coating process such as silk screening or the like; by applying the encapsulant to cover the entire assembly but then etching the encapsulant to form the holes, or by using a selective curing process. Thus, encapsulant 58 may be an encapsulant which is curable by ultraviolet or other radiant energy. Radiant energy may be supplied selectively so that the areas overlying terminals 48 remained uncured and so that the encapsulant can then be removed from these areas by a washing or etching operation. At this stage, the assembly is relatively rugged and can be handled readily. Thus, the wires 56 are fully protected by the encapsulant.

Either before or after the encapsulant 58 is applied, the chip and all of the connections made within the assembly can be tested by making temporary electrical connections to the central terminals 48. Because the central terminals 48 are at substantial center-to-center distances, they may be readily contacted with probes such as the plural probe set 62 schematically illustrated in FIG. 4. Moreover, because the bottom layer 40 of the interposer is compliant, each central terminal 48 is displaceable towards and away from the front surface 22 of the chip 20. Thus, the bottom layer can be compressed by the tips 64 of the probe set 62. This greatly facilitates making good electrical contact between a plurality of probes and a plurality of central terminals at once, and hence greatly facilitates electrical testing of the chip and the other components of the assembly. The configuration of compliant layer 40 contributes to this action. Each mass 43 of low-modulus material provides backing and support for the aligned terminal 48. As the tips 64 of the test probe set 62 engage the terminals, each mass 43 is compressed in the vertical direction and therefore tends to bulge in horizontal directions, parallel to the plane of the chip. Holes 41 provide space for such bulging. Compliant layer 40 need only provide for sufficient downward movement of terminals 48 to accommodate tolerances in the components and test equipment by accommodating differences in vertical position between adjacent terminals and/or test probes. Typically, about 0.005 inch (0.125 mm) or less compliance is sufficient. For example, complaint layer 40 may be about 0.008 inch (0.2 mm) thick.

Although test probe set 62 is schematically illustrated as including only a few tips 64, the test probe set in fact may include a full compliment of tips 64, equal in number to the number of terminals 48, so that all of terminals 48 can be engaged simultaneously. The tips of probe set 62 may be rigidly mounted to a common support 65. Therefore, the test probe set may be rugged, reliable and durable. The particular shape of tips 64 is not critical. However, tips 64 may desirably be formed as small metallic spheres solder-bonded to support 65. Support 65 in turn may be a ceramic body with appropriate internal leads, similar to a conventional semiconductor substrate. Because the test probe set may make simultaneous connections with all terminals in the subassembly, and because the test probe set may have dimensions and configuration similar to a real substrate, the temporary electrical connection made using the test probe can provide a realistic test of the chip and interposer subassembly. In particular, the test probe set need not involve long leads which may introduce unwanted inductance and/or capitance. Accordingly, the test probe set can be employed to test and operate the chip at full speed. Because the test probe set may be a simple, economical device, many such probe sets can be provided in a manufacturing plant, so that each chip can be tested for a prolonged period.

In the next stage of the assembly operation after testing, the chip and interposer subassembly is juxtaposed with a substrate 66 having electrical contact pads 68 thereon. The assembly is placed on the substrate so that the central terminals 48 face toward the electrical contact pad 68 on the substrate, and so that each central terminal 48 is aligned with one contact pad 68. Masses of an electrically conductive bonding material 70 such as a solder or an electrically conducted adhesive may be disposed between the central terminals and the contact pads of the substrate. These masses may then be caused to flow and to bond with the central terminals 48 and the contact pads 68 thereby forming mechanical and electrical connections between the central terminals and the contact pads. This stage of the process may utilize essentially the same techniques as are employed in surface mount technology for assembly of components on printed circuit boards. Because the central terminals 48 are disposed at substantial center-to-center distances, the standard surface mount techniques can be used without difficulty. For example, a high I/O count can be achieved with 20-25 mil (500-625 micrometer) center-to-center distances. In an alternate embodiment, each contact pad 68 on the substrate may be a microminiature separable connector such as a socket, and a mating separable connector may be provided on each terminal 48. For example, each terminal 48 may incorporate a miniature pin adapted to engage such a socket. In this case, the pins would serve as the means for connecting terminals 48 to the contact pads of the substrate.

Inasmuch as each peripheral contact 30 on the chip is connected to one of the central terminals 48 on the interposer, and each such central terminal is connected to one of the contact pads 68 on the substrate, each peripheral contact 30 is connected to one of the contact pads 68 of the substrate. The substrate contact pad 68 of course may be connected to other elements of an electrical circuit through conventional connections (not shown) incorporated in substrate 66. For example, substrate 66 may be a circuit board, circuit panel or hybrid circuit substrate incorporating various electronic elements in addition to chip 20.

The interconnections between the chip and the substrate (between peripheral contacts 30 and contact pads 68) are accommodated within the area of the chip itself, i.e., within the area on the substrate occupied by chip 20. Thus, no space on the surface of the substrate is wasted by a conventional "fan-out" pattern of interconnections. Moreover, the assembly is substantially resistant to thermal cycling. Each of the composite leads connecting one of the chip peripheral contacts and one of the central terminals 48 on the interposer is flexible. Thus, the partial leads 50 (FIG. 3) on the interposer surface itself preferably are flexible, and the fine bonding wires 56 are also flexible. The interposer itself, and particularly the top layer 38 and bottom compliant layer 40 may be flexible. Accordingly, there can be substantial movement of terminals 48 on the interposer relative to contacts 30 on the chip in directions parallel to the chip front surface. Such movement can be accommodated without applying substantial forces to the junctions between the leads and the chip contacts. During use of the assembly, differential thermal expansion of chip 20 and substrate 66 may cause appreciable displacement of contact pads 68 relative to peripheral contacts 30 on the chip. Inasmuch as the central terminals 48 of the interposer are bonded to the contact pads by relatively stiff noncompliant conductive masses, the central terminals will tend to move with the contact pads. However, such movement is readily accommodated and does not result in substantial stresses at the bonds between the central terminals and contact pads.

The assembly shown in FIG. 6 has an interposer 36' similar to the interposer discussed above with reference to FIGS. 1-5. However, the prefabricated leads 50' associated with terminals 48' have outer or contact portions 54' projecting outwardly beyond the edge 46' of the interposer. As prefabricated leads 50' are disposed on top layer 38' of the interposer, the prefabricated leads cross the edge 46' of the interposer at an appreciable height above the first or bottom surface 42' of the interposer. The projection, outer portions 54' are curved downwardly, toward the first surface 42' of the interposer. This curvature desirably is provided during fabrication of the interposer and leads, before the interposer is assembled to the chip. In the assembly operation, the interposer 36', with the leads 50' and terminals 48' already mounted thereon is placed onto chip 20' so that the outer portions 54' are in alignment with contacts 30' of the chip. The curvature of the leads places the outer or contact portions 54' in close proximity to chip contacts 30' A tool 55 is then applied to the outer portions 54' so as to force the outer portions thus forcing leads 54' into engagement with the chip contacts 30' so as to bond the outer portions 54 of leads 50' directly to the chip contacts. Typically, pressure is applied through tool 55 along with heat and/or ultrasonic energy. This stage of the process may employ conventional thermal compression or ultrasonic bonding techniques commonly used to bond inner leads in a tape automated bonding or "TAB" operation. This bonding establishes a connection between each chip contact 50' and one of the terminals 48' on the interposer, without the need for any intermediate wire bonding operation. Once the contacts and terminals are connected in this manner, the resulting subassembly can be encapsulated and bonded to a substrate in substantially the same fashion as discussed above. A leads 50' are flexible, terminals 48' are movable with respect to contacts 30' to compensate for thermal expansion.

The terminals 48' and leads 50' used in this structure can be fabricated by photolithigraphic techniques. For example, the interposer may initially be fabricated with a solid sheet of copper or other metal covering the second surface 44' and extending beyond edges 46'. These portions of the metal sheet extending beyond the edges of the interposer may be embossed to impact a downward curvature The surface of the metallic layer facing upwardly away from the interposer (facing toward the top of the drawing in FIG. 6) may be covered with a conventional photo resist pattern such that the photo resist covers the areas corresponding to the terminals 48' and leads 50'. The opposite surface of the sheet may be covered with a further photo resist in the areas extending beyond the edges 46' of the interposer. The sheet may then be exposed to an etching solution so as to remove those areas not covered by the photo resist on the top surface, i.e., to remove all areas of the metal sheet other than the terminals 48' and leads 50'. The photo resist may be removed, leaving interposer with the terminals and leads thereon. The curvature imported to the metal sheet by embossing provides the desired downward curvature in the outer portions 54' of the leads. Alternatively, the leads may be bent after etching, using a forming die. In yet another lead-forming method, the dielectric interposer, or one of the generally planar dielectric layers constituting the interposer may be provided with features projecting out of the plane of the layers, such as bumps or elongated ridges. The leads may be formed by depositing metal or other conductive material so that it forms leads extending over the projecting features and then removing those portions of the dielectric layer or interposer constituting the projecting features, as by selectively etching the dielectric layer, leaving behind leads which are curved out of the plane. The step of depositing the conductive material to form the leads may be performed by selectively depositing the conductive material using conventional techniques, or by depositing conductive material and selectively etching or otherwise removing conductive material before etching the dielectric layer.

The assembly shown in FIG. 7 includes an interposer 136 incorporating a flexible top layer 138 similar to the top layer 38 of the interposer discussed above with reference to FIGS. 1-5. Terminals 148 and leads 150 with outboard portions 154 are positioned on the first or bottom surface 142 of the interposer, so that the terminals 148 face towards the chip 120 when the interposer is in position on the chip. The interposer may also include a separate compliant underlayer 140 disposed between the top layer 138 chip front surface 122, and also disposed beneath terminals 148, i.e., between the terminals and the chip. Layer 140 may be positioned on chip surface 122, before layer 138, with the leads and terminals thereon, is positioned on layer 140. Layer 140 may incorporate adhesives at its top and bottom surfaces so as to bind layer 138 to the chip. Because layer 140 is soft, layer 138 will remain flexible even when wound to the chip through layer 140, and terminals 138 will still be movable with respect to contacts 130. Alternatively, layer 140 may be formed from a partially cured elastomer such as a so-called "B-stage" silicone elastomer. After assembly of layer 138, this partially cured material may be more fully cured, as by heating it, which causes the elastomer to bond with layer 138 and with chip surface 122. The portions 154 of the leads 150 are bonded to the chip contacts 130 to connect the chip contacts 130 with terminals 148. A compliant, low elastic modulus encapsulant 158 is applied around the periphery of the interposer so as to encapsulate chip contacts 130 and the outward extensions 154 of leads 150. However, the encapsulant does not cover the first surface 144 of interposer 136. The terminals and leads are thus entirely surrounded and protected by the interposer, encapsulant and the chip itself. To provide access to the terminals 148 from the second surface of the interposer, interposer top layer 138 is punctured by applying radiant energy from a radiant energy source 159 such as a laser in registration with terminals 148 to thereby form holes 160 in alignment with the terminals. Once the holes 160 have been formed, the resulting subassembly can be bonded to a substrate in the same manner as discussed above with reference to FIG. 5. Masses of a bonding material such as solder may be positioned within holes 160 so as to contact terminals 148, and these masses may be bonded to contact pads on the substrate.

Holes 160 may be formed before the interposer is connected to the chip, and indeed may be formed before the terminals 148 are positioned on the interposer. Terminals 148 and the associated leads may be formed on the interposer top layer 138 in substantially the same way as the contacts and terminals discussed above with reference to FIG. 6. Alternatively, the terminals and leads can be provided on layer 140.

The assembly illustrated in FIG. 8 is similar to the assembly of FIG. 6. However, the outboard portions 254 of leads 250 have outward extensions 256 projecting outwardly beyond chip peripheral contacts 230. These outward extensions 256 are secured to a securement element 260. Preferably, securement element 260 is a bar or strip of a polymeric, electrically nonconductive material. Although only one securement element 260 is visible in FIG. 8, it should be clearly appreciated that a similar securement element 260 is provided at each edge of the interposer, so that one such securement element extends generally parallel to each row of peripheral contacts 230, each said securement element lying outboard of the chip peripheral contacts. The securement element serves to reinforce and support the outboard portions 254 of leads 250, and to prevent bending of the leads in undesired directions parallel to the surfaces of the interposer and chip. Securement element 260 may be formed as part of a common sheet with the top layer 238 of interposer 236. The assembly shown in FIGS. 9, 10 and 15 includes an interposer 336 and securement elements 361 similar to the interposer and securement elements discussed above with reference to FIG. 8. However, the central terminals 348 and peripheral contact leads 350 associated with interposer 336 are disposed on the first or chip-facing surface 342 of the interposer top layer 338. As best seen in FIG. 10, the securement elements 361 are connected to interposer 336 by bridge elements 363. The bridge elements are disposed at spaced-apart locations around the periphery of the interposer. Preferably, the interposer, securement elements and bridge elements are formed as an integral unit. All of these components may be portions of a unitary sheet of dielectric material. Thus, the interposer 336, bridge elements 363 and securement elements 361 may all be formed as part of an elongated tape 381,(FIG. 10) which may include several interposers 336, each with its associated securement elements and bridge elements. The tape may also include waste or trim areas 383. During the various assembly and handling operations, the interposers and chips may be advanced through the process by advancing the tape.

Bridge elements 363 are disposed at the corners of the interposer. The chip 320 used in this assembly includes four rows 332 of peripheral contacts 330, the rows forming a generally rectangular pattern. However, the rows of peripheral contacts stop short of the corners of this rectangular pattern, so that the corner regions of the pattern are substantially devoid of contacts 330. Bridge elements 363 overlie these corner regions, and hence do not cover any of the contacts 330.

Each securement element 361 includes a top layer 301 (FIG. 9). Each securement element has an inboard edge 365 extending generally parallel to an edge 346 of interposer so that these parallel edges define an elongated slot 367 between the securement element and the interposer. Slots 367 are aligned with the rows 332 of chip peripheral contacts 330. The peripheral contact leads 350 extend across slots 367, the outward extensions 354 of these leads being attached to the securement elements 361, so that each peripheral contact lead 350 is supported both by the interposer and by the securement element.

Each securement element 361 has a single row of outside terminals 372 extending generally parallel to the adjacent slot 367. Outside terminals 372 are disposed on the first or chip-facing surface 369 of the top layers 301 securement element 361. Outside terminal leads 374 (FIG. 9) extend inwardly from outside terminals 372 across slots 367. Each such outside terminal lead has an inboard end 376 secured to the interposer 336. Thus, the outside terminal leads 372 and peripheral contact leads 350 extend across slot 367. These leads are interspersed with one another along the length of each slot 367.

Holes 360 are provided in the interposer and in each securement element top layer in alignment with the central terminals 348 and outside terminals 372 so that the central terminals and outside terminals are accessible from the second surfaces of the interposer and securement elements, i.e., from the surface facing away from the chip.

Interposer 336 includes a compliant bottom layer 340, and each securement element 361 may include a compliant bottom layer 303 (FIG. 9). All of these compliant layers may be similar to the compliant layers discussed above, and may include holes (not shown) to increase their compliance. The compliant layers of the interposer and securement elements may be formed and assembled separately from these components, or may be incorporated in tape 381.

The leads and terminals may be formed in place on the interposer and on the securement elements by an etching process similar to those described above. A copper or other metallic sheet may be laminated to the dielectric sheet which will ultimately form the interposer top layer 338 and the securement element top layers 301, and then covered with a photoresist pattern and etched to form the various terminals and leads. Holes 360 and slots 367 may be formed after the terminals and leads, by selectively applying radiant energy such as laser radiation to the sheet to selectively remove portions of the sheet. Alternatively, the slots and holes may be formed before the leads and terminals, as by etching or mechanically punching the dielectric sheet. The leads and terminals may then be formed by applying and selectively etching a metallic layer. In this case, the holes and slots in the dielectric sheet should be temporarily filled with a resist to prevent unwanted etching of the leads and terminals by etchant entering through the holes and slots. Peripheral contact leads 350 and outside terminal leads 374 are bent downwardly, toward the bottom of the interposer, within slots 367. The downward curvature of these leads may be formed by embossing the sheet used to fabricate these leads. Thus, although each lead 350 and 374 extends into a slot 367 from above the bottom layers 303 and 340 of the securement elements and interposer, each such lead extends to the bottom of the interposer. Before the interposer is assembled to the chip, a set of support elements 307 is juxtaposed with chip 320 so that one such support element lies alongside each edge 309 of the chip. As best seen in FIG. 15, support elements 307 may be provided as a unitary rectangular ring 311 which may closely surround the edges of the chip. Each support element has a top surface 313 arranged to lie substantially coplanar with the front or top surface 322 of the chip. Thus, chip 320 and support elements 307 may be disposed on a planar carrier 315, and the thickness of the support elements may be substantially equal to the thickness of the chip.

In assembling the interposer to the chip, the interposer with the various terminals and leads thereon is positioned on the chip so that the slots, and hence the leads, are aligned with the peripheral contacts on the chip. Each securement element 361 overlies one support element 307, and is at least partially supported by such element. A bonding tool is then advanced into each slot 367 and engaged with the peripheral contact leads 350 and with the outside terminal leads 372, so as to force each such lead into engagement with one of the peripheral contacts 330 on the chip. Heat-pressure and ultrasonic energy may be applied through the tool to promote bonding. The arrangement of the leads within the slots greatly facilitates the bonding operation. Bonding tool 355 may be advanced into one of the slots 367 and moved along the length of the slot so as to bond all of the leads to all of the peripheral contacts 330 aligned with that slot. This process may be repeated for each slot 367. The tool may engage and bond many leads simultaneously.

After the leads have been bonded to the contacts, a low modulus dielectric encapsulant (not shown) is applied. In an alternative assembly process, the compliant layers 340 and 303 may be formed by the encapsulant. Thus, the encapsulant may be applied so as to penetrate between the interposer (not shown) and the chip to form compliant layer 340 between the interposer and the chip. The encapsulant may also penetrate between securement elements 361 and support elements 307 to form compliant layers 303 in slots 367 to cover leads 374 and 350. The encapsulant may be introduced under pressure in a liquid or flowable state and then cured. The interposer, chip and associated elements may be disposed in a mold during this process, and the mold may clamp the waste areas 383 of the sheet or tape (FIG. 10) so as to limit the flow of the encapsulant. The encapsulant may be injected under pressure using standard injection molding technique. After encapsulation, the assembly illustrated in FIGS. 9 and 10 may be separated from the tape and mounted to a substrate in substantially the same way as the assemblies discussed above. Thus, both the outside terminals 372 and the central terminals 348 may be bonded to contact pads on the substrate.

The assembly illustrated in FIGS. 9 and 10 provides good reinforcement of the leads during manufacture. Also, the outside terminals provide increased connection capacity. Although the securement elements and outside terminals extend outwardly beyond the peripheral contacts on the chip, this outward extension or "fan-out" is minimal. Preferably, the assembly with securement elements and outside terminals occupies an area in the plane parallel to the chip surface no more than about 1.5 times, and desirably no more than about 1.2 times, the area occupied by the chip itself.

As shown in FIG. 11, an interposer 436 according to a further embodiment of the invention is provided with securement elements 461, slots 467 and outside terminals 472 similar to the corresponding components discussed above with reference to FIGS. 9 and 10. Outside terminals 472 are disposed on the second surface of each securement element, i.e., on the surface directed away from the semiconductor chip 420. Interposer 436 also has central terminals 448 on the second surface of the interposer. Each central terminal 448 is connected to a partial lead 450 and bonding terminal 452. Likewise, each outside terminal 472 is connected to a similar partial lead 475 and bonding terminal 477. There are rows of bonding terminals 452 and 477 on both sides of each slot 467. The bonding terminals are connected to the peripheral contacts 430 on chip 420 by a wire-bonding operation similar to that discussed above with reference to FIGS. 1-5. Here again, disposition of the bonding terminals in rows facilitates the wire-bonding operation.

Chip 420 also has central contacts 431 disposed in the central region of the chip front surface. Interposer 436 has a hole 480 encompassing these central contacts. Some of the bonding terminals 452 associated with certain central terminals 448 are disposed adjacent the edges of hole 480. These bonding terminals are connected by wire bonds to the central contacts 431 of the chip, so that the central contacts as well as the peripheral contacts 430 will be connected to the substrate through the central terminals 448 of the interposer.

As illustrated in FIG. 12, assemblies according to the invention may include additional elements for mechanical and electrical protection. Thus, a thin electrically conductive layer such as a metallic layer 502 may be incorporated in the interposer to electrically isolate the central terminals 548 from the chip 520. Such a conductive layer must be separated from terminals 548 by a dielectric layer 538. Additionally, a rigid cover layer 504 may be provided to further protect the assembly during manufacturing operations. The interposer itself may include multiple layers of central terminals and leads separated from one another by intermediate dielectric layers. Such an arrangement allows the leads on the interposer to cross over one another without contacting one another, and allows for more leads and/or wider leads in a given area. The topmost layers of such a multilayer interposer may have holes aligned with the central terminals of the lower layers, to provide access to these lower-layer terminals and permit connection to a substrate.

A semiconductor chip assembly according to yet another embodiment of the present invention includes a chip 620 having a generally planar front surface 622, a generally planar rear surface 623 extending substantially parallel to front surface 622 and edges 628 extending between these surfaces. The chip has peripheral contacts 630 arranged in rows adjacent the edges of the chip. An interposer 636 overlies the central region of the chip front surface. Interposer 636 has central terminals 648. These terminals are connected to the peripheral contacts 630 of the chip by leads 650. Leads 650 have outer extensions 654 extending outwardly beyond the peripheral contacts 630 and beyond the edges 628 of the chip.

A sheetlike backing element 660 abuts the rear face 623 of chip 620, so that the chip is sandwiched between backing element 660 and interposer 636. Backing element 660 has a top surface 662 facing the chip and a bottom surface 664 facing away from the chip. The backing element extends outwardly beyond the edges 628 of the chip.

Backing element 660 has outside terminals 666 disposed outboard of the chip edges 628 on backing element top surface 662. The outward extensions 654 of the leads from interposer 636 are connected to outside terminals 666, and hence the outward extensions are secured to the backing element. Outside terminals 666 are electrically connected to inside terminals 668 disposed on the bottom surface 664 of the backing element. Inside terminals 668 are disposed in the central region of the backing element, in alignment with the chip 620 and interposer 636. The pattern of inside terminals 668 on the backing element desirably corresponds to the pattern of central terminals 648 on the interposer 636.

A plurality of these chip assemblies can be combined to form a larger, multi-chip circuit assembly. As shown in FIG. 14, the chip assemblies are stacked one atop the other, with the backing element 660 of each chip assembly overlying the interposer 636 of the next lower chip assembly. The inside terminals 668 on the backing element of each chip assembly are aligned with the central terminals 648 on the interposer of the immediately subjacent (next lower) chip assembly. These aligned terminals are mechanically and electrically connected to one another, as by masses of electrically conductive bonding material 670 such as solder or electrically conductive adhesives. Thus, the leads and contacts of the various chip assemblies are electrically connected to one another, thereby connecting the chips to one another. The circuit assembly according to this aspect of the invention may be connected to a larger substrate by bonding the central terminals 648 on the interposer of the topmost chip assembly to a substrate, or by bonding the inside terminals 668 on the bottom chip assembly to a substrate, or both.

Circuit assemblies according to this aspect of the present invention are particularly useful for accommodating large numbers of chips in a small area. These assemblies are especially useful with memory chips such as random access memory chips. Using this aspect of the invention, plural memory chips can be provided with parallel connections to a data bus and stacked in essentially the same circuit board area as ordinarily occupied by a single chip.

The components illustrated in FIG. 16 are similar to those depicted in FIGS. 9 and 10. Thus, the structure includes an interposer 736 and securement elements 761 defining slots 767 therebetween, only one such securement element and slot being visible in FIG. 16. The outside terminal leads and peripheral leads include portions 754 extending across the slots. Each such lead portion extends into the slot from above the compliant layer 703 of the associated securement element and above the compliant layer 740 of the interposer. In the condition illustrated in FIG. 16, before bonding of lead portions 754 to terminals 730 of the chip, these lead portions are substantially planar. That is, they extend substantially in a plane parallel to the plane of interposer 736 and hence parallel to the plane of chip front surface 722 when the interposer overlies the chip. Each such lead is curved in this horizontal plane, in the direction of elongation of the slot. Thus, each such lead includes end portion 780 and 782 at the edges of the slot, adjacent securement element 761 and interposer 736 respectively. Each lead portion 754 further includes a middle portion 784 adjacent the center of the slot and overlying one of the peripheral contacts 730 on chip 720. Each such middle portion 784 is offset from the imaginary axis connecting ends 780 and 782. As shown in FIG. 16, the offset is in the direction of elongation of slot 767. During the assembly process, a tool 786 is advanced into slot 767 to bond lead portion 754 to chip peripheral contact 730. The tool engages the middle portion 784 of each lead portion, and forces the middle portion downwardly into engagement with chip contact 730. Because the middle portion is offset from the axis connecting ends 780 and 782, this downward motion of the middle portion can be accommodated by a controlled twisting motion of the ends. The middle portion 784 may also bend downwardly to some degree. This structure provides a controlled downward motion of middle portion 784. As each lead portion 754 is retained at ends 780 and 782 during this operation, the portions will remain in the desired positions and hence will be properly aligned with chip contact 730. As all of the middle portions 784 are offset in the same direction, the offsets in the lead portions do not appreciably increase the required spacings between lead portions 754 along the length of slot 767. Moreover, these offsets, lying in the plane of the interposer, can be formed without any separate embossing or bending operation, in the same etching operation used to form the leads. The bonding tool may engage and bond the middle portions of several leads simultaneously.

As will be readily appreciated, numerous variations and combinations of the features discussed above can be utilized. For example, the bridge elements 363 (FIG. 10) connecting an interposer with the associated securement elements need not be disposed at the corners of a chip. Also, the interposer need not overlie the entire front or top surface of the chip but may instead overlie only a portion of the chip front surface. As these and numerous other variations and combinations of the features discussed above may be employed with departing from the present invention, the foregoing description of the preferred embodiment should be taken by way of illustration, rather than by way of limitation, of the features discussed above.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US3302067 *20 Mar 196331 Jan 1967 Modular circuit package utilizing solder coated
US3474297 *30 Jun 196721 Oct 1969Texas Instruments IncInterconnection system for complex semiconductor arrays
US4410905 *14 Aug 198118 Oct 1983Amp IncorporatedPower, ground and decoupling structure for chip carriers
US4751482 *20 Oct 198614 Jun 1988Fujitsu LimitedSemiconductor integrated circuit device having a multi-layered wiring board for ultra high speed connection
US4811082 *12 Nov 19867 Mar 1989International Business Machines CorporationHigh performance integrated circuit packaging structure
US4878098 *24 Mar 198931 Oct 1989Kabushiki Kaisha ToshibaSemiconductor integrated circuit device
US4926241 *19 Feb 198815 May 1990Microelectronics And Computer Technology CorporationIntegrated circuit packaging structure
US4967261 *22 Nov 198930 Oct 1990Mitsubishi Denki Kabushiki KaishaTape carrier for assembling an IC chip on a substrate
US4989069 *29 Jan 199029 Jan 1991Motorola, Inc.Semiconductor package having leads that break-away from supports
Non-Patent Citations
Reference
1 *Microelectronics Packaging Handbook, Rao R. Tummala and Eugen J. Rymaszewski, 1989, pp. 420 423 and 1132.
2Microelectronics Packaging Handbook, Rao R. Tummala and Eugen J. Rymaszewski, 1989, pp. 420-423 and 1132.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US5366931 *28 Oct 199222 Nov 1994Hyundai Electronics Industries Co., Ltd.Fabrication method for on-chip decoupling capacitor
US5367763 *30 Sep 199329 Nov 1994Atmel CorporationTAB testing of area array interconnected chips
US5398863 *23 Jul 199321 Mar 1995Tessera, Inc.Shaped lead structure and method
US5414298 *26 Mar 19939 May 1995Tessera, Inc.Semiconductor chip assemblies and components with pressure contact
US5455390 *1 Feb 19943 Oct 1995Tessera, Inc.Microelectronics unit mounting with multiple lead bonding
US5468994 *10 Dec 199221 Nov 1995Hewlett-Packard CompanyHigh pin count package for semiconductor device
US5477611 *20 Sep 199326 Dec 1995Tessera, Inc.Method of forming interface between die and chip carrier
US5489749 *29 Jun 19946 Feb 1996Tessera, Inc.Semiconductor connection components and method with releasable lead support
US5491302 *19 Sep 199413 Feb 1996Tessera, Inc.Microelectronic bonding with lead motion
US5536909 *13 Oct 199416 Jul 1996Tessera, Inc.Semiconductor connection components and methods with releasable lead support
US5537108 *7 Oct 199416 Jul 1996Prolinx Labs CorporationMethod and structure for programming fuses
US5548091 *26 Oct 199320 Aug 1996Tessera, Inc.Semiconductor chip connection components with adhesives and methods for bonding to the chip
US5572409 *7 Oct 19945 Nov 1996Prolinx Labs CorporationApparatus including a programmable socket adapter for coupling an electronic component to a component socket on a printed circuit board
US5612514 *12 Aug 199418 Mar 1997Atmel CorporationTab test device for area array interconnected chips
US5619017 *1 Nov 19958 Apr 1997Tessera, Inc.Microelectronic bonding with lead motion
US5633785 *30 Dec 199427 May 1997University Of Southern CaliforniaIntegrated circuit component package with integral passive component
US5635718 *16 Jan 19963 Jun 1997Minnesota Mining And Manufacturing CompanyMulti-module radiation detecting device and fabrication method
US5659952 *29 Dec 199426 Aug 1997Tessera, Inc.Method of fabricating compliant interface for semiconductor chip
US5663106 *19 May 19942 Sep 1997Tessera, Inc.Method of encapsulating die and chip carrier
US5679977 *28 Apr 199321 Oct 1997Tessera, Inc.Semiconductor chip assemblies, methods of making same and components for same
US5706174 *6 Mar 19976 Jan 1998Tessera, Inc.Compliant microelectrionic mounting device
US5714800 *21 Mar 19963 Feb 1998Motorola, Inc.Integrated circuit assembly having a stepped interposer and method
US5766987 *22 Sep 199516 Jun 1998Tessera, Inc.Microelectronic encapsulation methods and equipment
US5776796 *7 Oct 19967 Jul 1998Tessera, Inc.Method of encapsulating a semiconductor package
US5777379 *18 Aug 19957 Jul 1998Tessera, Inc.Semiconductor assemblies with reinforced peripheral regions
US5777391 *11 Dec 19957 Jul 1998Hitachi, Ltd.Semiconductor device having an improved connection arrangement between a semiconductor pellet and base substrate electrodes and a method of manufacture thereof
US5787581 *17 Aug 19954 Aug 1998Tessera, Inc.Methods of making semiconductor connection components with releasable load support
US5794330 *8 May 199518 Aug 1998Tessera, Inc.Microelectronics unit mounting with multiple lead bonding
US5798286 *22 Sep 199525 Aug 1998Tessera, Inc.Connecting multiple microelectronic elements with lead deformation
US5801446 *28 Mar 19951 Sep 1998Tessera, Inc.Microelectronic connections with solid core joining units
US5805422 *15 Aug 19978 Sep 1998Nec CorporationSemiconductor package with flexible board and method of fabricating the same
US5808874 *2 May 199615 Sep 1998Tessera, Inc.Microelectronic connections with liquid conductive elements
US5813881 *7 Oct 199429 Sep 1998Prolinx Labs CorporationProgrammable cable and cable adapter using fuses and antifuses
US5821608 *6 Sep 199613 Oct 1998Tessera, Inc.Laterally situated stress/strain relieving lead for a semiconductor chip package
US5834339 *7 Mar 199610 Nov 1998Tessera, Inc.Electrically connecting contact pads on semiconductor chip to bond pads on printed circuit, forming gap, sealing gap with fluid curable encapsulant, applying uniform pressure to cause encapsulant to flow into gap, curing
US5840402 *24 Jun 199424 Nov 1998Sheldahl, Inc.Metallized laminate material having ordered distribution of conductive through holes
US5852326 *6 Jul 199822 Dec 1998Tessera, Inc.Face-up semiconductor chip assembly
US5858815 *11 Dec 199612 Jan 1999Anam Semiconductor Inc.Forming light, thin, compact structure having reduced size
US5861666 *29 Aug 199619 Jan 1999Tessera, Inc.Multiple semiconductor chip assembly
US5872700 *7 Jul 199716 Feb 1999Nokia Mobile Phones LimitedMulti-chip module package with insulating tape having electrical leads and solder bumps
US5875545 *5 Jun 19962 Mar 1999Tessera, Inc.Method of mounting a connection component on a semiconductor chip with adhesives
US5885849 *6 Feb 199823 Mar 1999Tessera, Inc.Methods of making microelectronic assemblies
US5901436 *16 Oct 199611 May 1999Sony CorporationMethod of manufacturing lead frame
US5909010 *18 Aug 19971 Jun 1999Nec CorporationChip size package
US5914531 *25 Feb 199722 Jun 1999Hitachi, Ltd.Semiconductor device having a ball grid array package structure using a supporting frame
US5915170 *16 Sep 199722 Jun 1999Tessera, Inc.Multiple part compliant interface for packaging of a semiconductor chip and method therefor
US5915752 *23 Jul 199329 Jun 1999Tessera, Inc.Method of making connections to a semiconductor chip assembly
US5915755 *17 Oct 199729 Jun 1999Micron Technology, Inc.Method for forming an interconnect for testing unpackaged semiconductor dice
US5929517 *29 Dec 199427 Jul 1999Tessera, Inc.Compliant integrated circuit package and method of fabricating the same
US5932254 *22 Jan 19983 Aug 1999Tessera, Inc.System for encapsulating microelectronic devices
US5937276 *8 Oct 199710 Aug 1999Tessera, Inc.Bonding lead structure with enhanced encapsulation
US5950070 *15 May 19977 Sep 1999Kulicke & Soffa InvestmentsMethod of forming a chip scale package, and a tool used in forming the chip scale package
US5951305 *9 Jul 199814 Sep 1999Tessera, Inc.Lidless socket and method of making same
US5953214 *24 May 199614 Sep 1999International Business Machines CorporationDual substrate package assembly coupled to a conducting member
US5966587 *9 Feb 199812 Oct 1999Tessera, Inc.Methods of making semiconductor assemblies with reinforced peripheral regions
US5966592 *21 Nov 199512 Oct 1999Tessera, Inc.Structure and method for making a compliant lead for a microelectronic device
US5971253 *27 Dec 199626 Oct 1999Tessera, Inc.Microelectronic component mounting with deformable shell terminals
US5973391 *11 Dec 199726 Oct 1999Read-Rite CorporationInterposer with embedded circuitry and method for using the same to package microelectronic units
US5977618 *7 Apr 19982 Nov 1999Tessera, Inc.Semiconductor connection components and methods with releasable lead support
US5977624 *16 Jan 19982 Nov 1999Anam Semiconductor, Inc.Semiconductor package and assembly for fabricating the same
US5989936 *12 Dec 199723 Nov 1999Tessera, Inc.Microelectronic assembly fabrication with terminal formation from a conductive layer
US5989939 *12 Dec 199723 Nov 1999Tessera, Inc.Process of manufacturing compliant wirebond packages
US5990545 *2 Dec 199623 Nov 19993M Innovative Properties CompanyChip scale ball grid array for integrated circuit package
US5994781 *29 May 199830 Nov 1999Tessera, Inc.Semiconductor chip package with dual layer terminal and lead structure
US6000126 *29 Mar 199614 Dec 1999General Dynamics Information Systems, Inc.Method and apparatus for connecting area grid arrays to printed wire board
US6001661 *6 Apr 199814 Dec 1999Motorola, Inc.Integrated circuit interconnect method and apparatus
US6001671 *18 Apr 199614 Dec 1999Tessera, Inc.Methods for manufacturing a semiconductor package having a sacrificial layer
US6001673 *11 Feb 199914 Dec 1999Ericsson Inc.Methods for packaging integrated circuit devices including cavities adjacent active regions
US6002168 *25 Nov 199714 Dec 1999Tessera, Inc.Microelectronic component with rigid interposer
US6012224 *25 Sep 199711 Jan 2000Tessera, Inc.Method of forming compliant microelectronic mounting device
US6013944 *18 Aug 199711 Jan 2000Fujitsu LimitedSemiconductor device in which chip electrodes are connected to terminals arranged along the periphery of an insulative board
US6013946 *31 Mar 199711 Jan 2000Samsung Electronics Co., Ltd.Wire bond packages for semiconductor chips and related methods and assemblies
US6020220 *5 Sep 19961 Feb 2000Tessera, Inc.Compliant semiconductor chip assemblies and methods of making same
US6028354 *14 Oct 199722 Feb 2000Amkor Technology, Inc.Microelectronic device package having a heat sink structure for increasing the thermal conductivity of the package
US6037662 *18 Sep 199814 Mar 2000Samsung Electronics Co., Ltd.Chip scale package
US6037665 *2 Mar 199814 Mar 2000Nec CorporationMounting assembly of integrated circuit device and method for production thereof
US6045655 *13 Oct 19984 Apr 2000Tessera, Inc.Method of mounting a connection component on a semiconductor chip with adhesives
US6046076 *20 Nov 19974 Apr 2000Tessera, Inc.Vacuum dispense method for dispensing an encapsulant and machine therefor
US6046911 *19 Feb 19974 Apr 2000International Business Machines CorporationDual substrate package assembly having dielectric member engaging contacts at only three locations
US6049972 *23 Jan 199818 Apr 2000Tessera, Inc.Universal unit strip/carrier frame assembly and methods
US6054337 *12 Dec 199725 Apr 2000Tessera, Inc.Method of making a compliant multichip package
US6054756 *15 Mar 199925 Apr 2000Tessera, Inc.Connection components with frangible leads and bus
US6064114 *1 Dec 199716 May 2000Motorola, Inc.Semiconductor device having a sub-chip-scale package structure and method for forming same
US6075289 *4 Nov 199613 Jun 2000Tessera, Inc.Thermally enhanced packaged semiconductor assemblies
US6080605 *6 Oct 199827 Jun 2000Tessera, Inc.Shearing a thixotropic composition; curing
US6080932 *14 Apr 199827 Jun 2000Tessera, Inc.Semiconductor package assemblies with moisture vents
US6081035 *24 Oct 199627 Jun 2000Tessera, Inc.Microelectronic bond ribbon design
US6083837 *12 Dec 19974 Jul 2000Tessera, Inc.Fabrication of components by coining
US6096574 *31 Mar 19981 Aug 2000Tessera, Inc.Injecting a flowable liquid material between the spacings around the semiconductor chips and substrate, curing to form a compliant dielectric layer
US6104087 *24 Aug 199815 Aug 2000Tessera, Inc.Microelectronic assemblies with multiple leads
US6107123 *9 Nov 199822 Aug 2000Tessera, Inc.Methods for providing void-free layers for semiconductor assemblies
US6107682 *1 Sep 199922 Aug 2000Tessera, Inc.Compliant wirebond packages having wire loop
US6114192 *14 Jul 19985 Sep 2000Hitachi, Ltd.Method of manufacturing a semiconductor device having a ball grid array package structure using a supporting frame
US6114763 *29 May 19985 Sep 2000Tessera, Inc.Semiconductor package with translator for connection to an external substrate
US6117694 *12 Mar 199912 Sep 2000Tessera, Inc.Flexible lead structures and methods of making same
US6121676 *11 Dec 199719 Sep 2000Tessera, Inc.Stacked microelectronic assembly and method therefor
US6126428 *8 Jan 19993 Oct 2000Tessera, Inc.Vacuum dispense apparatus for dispensing an encapsulant
US6126455 *29 Jul 19993 Oct 2000Tessera, Inc.Lidless socket and method of making same
US6130116 *4 Dec 199710 Oct 2000Tessera, Inc.Method of encapsulating a microelectronic assembly utilizing a barrier
US6133072 *11 Dec 199717 Oct 2000Tessera, Inc.Microelectronic connector with planar elastomer sockets
US6133639 *24 Apr 199717 Oct 2000Tessera, Inc.Compliant interface for semiconductor chip and method therefor
US6136681 *28 May 199924 Oct 2000Kulicke & Soffa Investments, Inc.Tool used in forming a chip scale package
US6144102 *18 May 19987 Nov 2000Texas Instruments IncorporatedSemiconductor device package
US6147401 *8 Feb 200014 Nov 2000Tessera, Inc.Compliant multichip package
US6150194 *4 Dec 199721 Nov 2000Shinko Electric Industries Co., Ltd.Semiconductor device sealed with resin, and its manufacture
US6157075 *27 Aug 19995 Dec 2000Tessera, Inc.Semiconductor assemblies with reinforced peripheral regions
US61693288 Feb 19992 Jan 2001Tessera, IncSemiconductor chip assembly
US617015119 Nov 19999 Jan 2001Tessera, Inc.Universal unit strip/carrier frame assembly and methods
US617763630 Jun 199723 Jan 2001Tessera, Inc.Connection components with posts
US618414028 Jan 20006 Feb 2001Tessera, Inc.Methods of making microelectronic packages utilizing coining
US619147320 May 199920 Feb 2001Tessera, Inc.Bonding lead structure with enhanced encapsulation
US619604231 Mar 19996 Mar 2001Tessera, Inc.Coining tool and process of manufacturing same for making connection components
US619766412 Jan 19996 Mar 2001Fujitsu LimitedMethod for electroplating vias or through holes in substrates having conductors on both sides
US619766515 Apr 19996 Mar 2001Tessera, Inc.Lamination machine and method to laminate a coverlay to a microelectronic package
US62022983 Nov 199720 Mar 2001Tessera, Inc.Microelectronic connections with liquid conductive elements
US620229911 Dec 199820 Mar 2001Tessera, Inc.Semiconductor chip connection components with adhesives and methods of making same
US620409117 Feb 200020 Mar 2001Tessera, Inc.Method of assembling a semiconductor chip package
US620445530 Jun 199920 Mar 2001Tessera, Inc.Microelectronic component mounting with deformable shell terminals
US620747711 Feb 199827 Mar 2001Fujitsu LimitedSemiconductor device having a ball grid array and a fabrication process thereof
US62080256 Oct 199927 Mar 2001Tessera, Inc.Microelectronic component with rigid interposer
US621157229 Oct 19963 Apr 2001Tessera, Inc.Semiconductor chip package with fan-in leads
US62146403 Aug 199910 Apr 2001Tessera, Inc.Method of manufacturing a plurality of semiconductor packages
US621519130 Mar 199910 Apr 2001Tessera, Inc.Compliant lead structures for microelectronic devices
US62182133 Jun 199917 Apr 2001Tessera, Inc.Microelectronic components with frangible lead sections
US62182157 Mar 200017 Apr 2001Tessera, Inc.Methods of encapsulating a semiconductor chip using a settable encapsulant
US622175027 Oct 199924 Apr 2001Tessera, Inc.Fabrication of deformable leads of microelectronic elements
US622868626 Aug 19988 May 2001Tessera, Inc.Method of fabricating a microelectronic assembly using sheets with gaps to define lead regions
US623215228 Apr 199815 May 2001Tessera, Inc.Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures
US62389384 May 199929 May 2001Tessera, Inc.Methods of making microelectronic connections with liquid conductive elements
US6239489 *30 Jul 199929 May 2001Micron Technology, Inc.Reinforcement of lead bonding in microelectronics packages
US624865613 Aug 199919 Jun 2001Tessera, Inc.Metal-jacketed lead manufacturing process using resist layers
US625230129 Nov 199926 Jun 2001Tessera, Inc.Compliant semiconductor chip assemblies and methods of making same
US626247719 Mar 199317 Jul 2001Advanced Interconnect TechnologiesBall grid array electronic package
US626575921 Jul 199824 Jul 2001Tessera, Inc.Laterally situated stress/strain relieving lead for a semiconductor chip package
US6265765 *23 Sep 199724 Jul 2001Tessera, Inc.Fan-out semiconductor chip assembly
US626687417 Jul 199831 Jul 2001Tessera, Inc.Methods of making microelectronic components having electrophoretically deposited layers
US627274424 May 199914 Aug 2001Tessera, Inc.Semiconductor connection components and methods with releasable lead support
US62748201 Sep 200014 Aug 2001Tessera, Inc.Electrical connections with deformable contacts
US628508725 Apr 20004 Sep 2001Shinko Electric Industries Co., Ltd.Resin-shield type semiconductor device
US62918849 Nov 199918 Sep 2001Amkor Technology, Inc.Chip-size semiconductor packages
US629440514 Apr 200025 Sep 2001Motorola Inc.Method of forming semiconductor device having a sub-chip-scale package structure
US62944075 May 199925 Sep 2001Virtual Integration, Inc.Microelectronic packages including thin film decal and dielectric adhesive layer having conductive vias therein, and methods of fabricating the same
US62971413 Jan 20002 Oct 2001Nec CorporationMounting assembly of integrated circuit device and method for production thereof
US630025416 Apr 19999 Oct 2001Tessera, Inc.Methods of making compliant interfaces and microelectronic packages using same
US63034083 Feb 199916 Oct 2001Tessera, Inc.Microelectronic assemblies with composite conductive elements
US630675215 Sep 199923 Oct 2001Tessera, Inc.Connection component and method of making same
US630726014 Sep 199923 Oct 2001Tessera, Inc.Microelectronic assembly fabrication with terminal formation from a conductive layer
US630991018 May 199930 Oct 2001Tessera Inc.Microelectronic components with frangible lead sections
US63099155 Feb 199930 Oct 2001Tessera, Inc.Semiconductor chip package with expander ring and method of making same
US632475425 Mar 19984 Dec 2001Tessera, Inc.Method for fabricating microelectronic assemblies
US6329605 *26 Mar 199911 Dec 2001Tessera, Inc.Components with conductive solder mask layers
US632960718 Sep 199611 Dec 2001Tessera, Inc.Microelectronic lead structures with dielectric layers
US63349429 Feb 19991 Jan 2002Tessera, Inc.Providing resist on support so as to leave openings where metallic features are to be formed, depositing principal metal in openings, removing resist immediately adjacent metal, forming gaps, depositing cover metal
US633522218 Sep 19981 Jan 2002Tessera, Inc.Microelectronic packages with solder interconnections
US634272626 Nov 199929 Jan 2002Hitachi, Ltd.Semiconductor device and manufacturing method thereof
US634272817 Jan 200129 Jan 2002Hitachi, Ltd.Semiconductor device and manufacturing method thereof
US634874129 Sep 200019 Feb 2002Hitachi, Ltd.Semiconductor apparatus and a manufacturing method thereof
US635325519 Jan 20015 Mar 2002Hitachi, Ltd.Semiconductor device and manufacturing method thereof
US635448530 Aug 199912 Mar 2002Tessera, Inc.Thermally enhanced packaged semiconductor assemblies
US635550025 Jan 200112 Mar 2002Hitachi. Ltd.Semiconductor device and manufacturing method thereof
US635597530 Jan 200112 Mar 2002Hitachi, Ltd.Semiconductor device and manufacturing method thereof
US6357112 *25 Nov 199819 Mar 2002Tessera, Inc.Method of making connection component
US63587801 May 200019 Mar 2002Tessera, Inc.Semiconductor package assemblies with moisture vents and methods of making same
US635923613 Aug 199619 Mar 2002Tessera, Inc.Mounting component with leads having polymeric strips
US635933513 Nov 200019 Mar 2002Tessera, Inc.Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures
US636195924 May 199926 Mar 2002Tessera, Inc.A method for making a microelectronic device with leads, with a tip end and termianl end, and is connected to a bottom surface of a support; engaging the support with a microelectronic element, bonding and degrading the contracts
US636543929 Jan 20012 Apr 2002Hitachi, Ltd.Method of manufacturing a ball grid array type semiconductor package
US63659752 Apr 19982 Apr 2002Tessera, Inc.Chip with internal signal routing in external element
US637003217 Sep 19999 Apr 2002Tessera, Inc.Compliant microelectronic mounting device
US637312827 Nov 200016 Apr 2002Tessera, Inc.Semiconductor assemblies with reinforced peripheral regions
US637676914 Mar 200023 Apr 2002Amerasia International Technology, Inc.High-density electronic package, and method for making same
US637747526 Feb 200123 Apr 2002Gore Enterprise Holdings, Inc.Removable electromagnetic interference shield
US638006031 Aug 200030 Apr 2002Tessera, Inc.Off-center solder ball attach and methods therefor
US638834010 Sep 200114 May 2002Tessera, Inc.Compliant semiconductor chip package with fan-out leads and method of making same
US639230624 Jul 199821 May 2002Tessera, Inc.Semiconductor chip assembly with anisotropic conductive adhesive connections
US639242816 Nov 199921 May 2002Eaglestone Partners I, LlcWafer level interposer
US639481929 Oct 199828 May 2002The Whitaker CorporationDielectric member for absorbing thermal expansion and contraction at electrical interfaces
US640694416 May 200118 Jun 2002Micron Technology, Inc.Method of fabricating a reinforcement of lead bonding in microelectronic packages
US641439624 Jan 20002 Jul 2002Amkor Technology, Inc.Package for stacked integrated circuits
US641702912 Dec 19979 Jul 2002Tessera, Inc.Compliant package with conductive elastomeric posts
US64206612 Sep 199916 Jul 2002Tessera, Inc.Connector element for connecting microelectronic elements
US642066422 Nov 199916 Jul 2002Shinko Electric Industries, Co., Ltd.Metal foil having bumps, circuit substrate having the metal foil, and semiconductor device having the circuit substrate
US642357610 Dec 199923 Jul 2002Amkor Technology, Inc.Microelectronic device package having a heat sink structure for increasing the thermal conductivity of the package
US642864130 Aug 19996 Aug 2002Amkor Technology, Inc.Method for laminating circuit pattern tape on semiconductor wafer
US642911218 Mar 19996 Aug 2002Tessera, Inc.Multi-layer substrates and fabrication processes
US64295093 May 19996 Aug 2002United Microelectronics CorporationIntegrated circuit with improved interconnect structure and process for making same
US64334405 Jun 199813 Aug 2002Hitachi, Ltd.Semiconductor device having a porous buffer layer for semiconductor device
US643724010 Jan 200120 Aug 2002Tessera, Inc.Microelectronic connections with liquid conductive elements
US645862814 Nov 20001 Oct 2002Tessera, Inc.Methods of encapsulating a semiconductor chip using a settable encapsulant
US645868114 Aug 20001 Oct 2002Tessera, Inc.Method for providing void free layer for semiconductor assemblies
US64602459 Dec 19978 Oct 2002Tessera, Inc.Method of fabricating semiconductor chip assemblies
US646227420 Oct 19998 Oct 2002Amkor Technology, Inc.Chip-scale semiconductor package of the fan-out type and method of manufacturing such packages
US646574426 Mar 199915 Oct 2002Tessera, Inc.Graded metallic leads for connection to microelectronic elements
US646574713 Sep 200115 Oct 2002Tessera, Inc.Microelectronic assemblies having solder-wettable pads and conductive elements
US646883025 Jan 199922 Oct 2002Tessera, Inc.Compliant semiconductor package with anisotropic conductive material interconnects and methods therefor
US646883612 Apr 200022 Oct 2002Tessera, Inc.Laterally situated stress/strain relieving lead for a semiconductor chip package
US647272730 Jan 200129 Oct 2002Hitachi, Ltd.Semiconductor device and manufacturing method thereof
US647988730 Aug 199912 Nov 2002Amkor Technology, Inc.Circuit pattern tape for wafer-scale production of chip size semiconductor packages
US6482673 *29 Sep 199719 Nov 2002Seiko Epson CorporationSemiconductor device, method of making the same, circuit board, flexible substrate, and method of making substrate
US64860037 Mar 200026 Nov 2002Tessera, Inc.Expandable interposer for a microelectronic package and method therefor
US64865472 Mar 200126 Nov 2002Tessera, Inc.Microelectronic assembly incorporating lead regions defined by gaps in a polymeric sheet
US6489183 *20 Jul 20003 Dec 2002Micron Technology, Inc.Method of manufacturing a taped semiconductor device
US648966720 Oct 19993 Dec 2002Amkor Technology, Inc.Semiconductor device and method of manufacturing such device
US649220110 Jul 199810 Dec 2002Tessera, Inc.Forming microelectronic connection components by electrophoretic deposition
US649225110 Mar 200010 Dec 2002Tessera, Inc.Microelectronic joining processes with bonding material application
US649393231 Jul 200017 Dec 2002Tessera, Inc.Lidless socket and method of making same
US649921624 Sep 199931 Dec 2002Tessera, Inc.Probe card for testing an electrical element made by moving the substrate and sacrificial layer away from one another to deform the leads, and injectng a curable material around the leads to form the encapsulant layer
US651866215 Nov 200011 Feb 2003Tessera, Inc.Method of assembling a semiconductor chip package
US652148028 Sep 200018 Feb 2003Tessera, Inc.Method for making a semiconductor chip package
US652198122 Jan 200118 Feb 2003Hitachi, Ltd.Semiconductor device and manufacturing method thereof
US65254292 Mar 200025 Feb 2003Tessera, Inc.Methods of making microelectronic assemblies including compliant interfaces
US653439214 Sep 200118 Mar 2003Tessera, Inc.Methods of making microelectronic assemblies using bonding stage and bonding stage therefor
US654186726 Jul 20001 Apr 2003Tessera, Inc.Microelectronic connector with planar elastomer sockets
US654313110 Mar 20008 Apr 2003Tessera, Inc.Microelectronic joining processes with temporary securement
US6557253 *14 Apr 20006 May 2003Tessera, Inc.Method of making components with releasable leads
US657010116 May 200127 May 2003Tessera, Inc.Lead configurations
US657345922 Jul 20023 Jun 2003Tessera, Inc.Graded metallic leads for connection to microelectronic elements
US657360926 Jan 20013 Jun 2003Tessera, Inc.Microelectronic component with rigid interposer
US658003130 Nov 200017 Jun 2003Amerasia International Technology, Inc.Method for making a flexible circuit interposer having high-aspect ratio conductors
US658344418 Feb 199824 Jun 2003Tessera, Inc.Semiconductor packages having light-sensitive chips
US658695527 Feb 20011 Jul 2003Tessera, Inc.Methods and structures for electronic probing arrays
US658981919 Sep 20018 Jul 2003Tessera, Inc.Microelectronic packages having an array of resilient leads and methods therefor
US66032096 May 19995 Aug 2003Tessera, Inc.Compliant integrated circuit package
US6617700 *6 Aug 20019 Sep 2003Samsung Electronics Co., Ltd,Repairable multi-chip package and high-density memory card having the package
US662115428 Sep 200016 Sep 2003Hitachi, Ltd.Semiconductor apparatus having stress cushioning layer
US663273314 Mar 200114 Oct 2003Tessera, Inc.Components and methods with nested leads
US663551423 Aug 200021 Oct 2003Tessera, Inc.Compliant package with conductive elastomeric posts
US663931510 Aug 200128 Oct 2003Hitachi, Ltd.Semiconductor device and mounted semiconductor device structure
US664208330 Jan 20024 Nov 2003Hitachi, Ltd.Semiconductor device and manufacturing method thereof
US665132110 Mar 200025 Nov 2003Tessera, Inc.Microelectronic joining processes
US665317228 Aug 200225 Nov 2003Tessera, Inc.Methods for providing void-free layers for semiconductor assemblies
US665728620 Sep 20012 Dec 2003Tessera, Inc.Microelectronic assembly formation with lead displacement
US666413530 Jan 200216 Dec 2003Renesas Technology CorporationMethod of manufacturing a ball grid array type semiconductor package
US66646218 May 200116 Dec 2003Tessera, Inc.Semiconductor chip package with interconnect structure
US666464816 Mar 200116 Dec 2003Infineon Technologies AgApparatus for applying a semiconductor chip to a carrier element with a compensating layer
US666756027 May 199723 Dec 2003Texas Instruments IncorporatedBoard on chip ball grid array
US667021530 Jan 200230 Dec 2003Renesas Technology CorporationSemiconductor device and manufacturing method thereof
US667365323 Feb 20016 Jan 2004Eaglestone Partners I, LlcWafer-interposer using a ceramic substrate
US667546911 Aug 200013 Jan 2004Tessera, Inc.Vapor phase connection techniques
US668601520 Jun 20013 Feb 2004Tessera, Inc.Transferable resilient element for packaging of a semiconductor chip and method therefor
US66862262 May 20003 Feb 2004Hitachi, Ltd.Method of manufacturing a semiconductor device a ball grid array package structure using a supporting frame
US66866577 Nov 20003 Feb 2004Eaglestone Partners I, LlcInterposer for improved handling of semiconductor wafers and method of use of same
US668784218 Oct 20003 Feb 2004Tessera, Inc.Off-chip signal routing between multiply-connected on-chip electronic elements via external multiconductor transmission line on a dielectric element
US668798011 Aug 200010 Feb 2004Tessera, Inc.Apparatus for processing flexible tape for microelectronic assemblies
US669018624 Oct 200110 Feb 2004Tessera, Inc.Methods and structures for electronic probing arrays
US669460922 Mar 200124 Feb 2004Molex IncorporatedMethod of making stitched LGA connector
US66997302 Feb 20012 Mar 2004Tessers, Inc.Stacked microelectronic assembly and method therefor
US67071491 Oct 200116 Mar 2004Tessera, Inc.Package having back face of microelectronic element mounted to top surface of first substrate, contacts electrically connected with conductive pads of second substrate by conductive wires, overlying dielectric sheet
US670989920 Feb 200223 Mar 2004Tessera, Inc.Methods of making microelectronic assemblies having conductive elastomeric posts
US6722896 *22 Mar 200120 Apr 2004Molex IncorporatedStitched LGA connector
US672358426 Sep 200220 Apr 2004Tessera, Inc.Methods of making microelectronic assemblies including compliant interfaces
US672407614 Nov 200020 Apr 2004Infineon Technologies AgPackage for a semiconductor chip
US67275952 Oct 200227 Apr 2004Seiko Epson CorporationSemiconductor device, method of making the same, circuit board, and flexible substrate
US674464010 Apr 20021 Jun 2004Gore Enterprise Holdings, Inc.Board-level EMI shield with enhanced thermal dissipation
US675053923 Oct 200215 Jun 2004Tessera, Inc.Joining semiconductor units with bonding material
US67589844 Sep 20016 Jul 2004Tessera, Inc.Selective removal of dielectric materials and plating process using same
US675974120 Feb 20036 Jul 2004Eaglestone Partners I, LlcMatched set of integrated circuit chips selected from a multi wafer-interposer
US676357913 Feb 200320 Jul 2004Tessera, Inc.Method of making components with releasable leads
US677430621 Feb 200310 Aug 2004Tessera, Inc.Microelectronic connections with liquid conductive elements
US677431727 Mar 200210 Aug 2004Tessera, Inc.Connection components with posts
US678074713 Mar 200224 Aug 2004Tessera, Inc.Methods for providing void-free layers for semiconductor assemblies
US679116925 Jul 200214 Sep 2004Tessera, Inc.Compliant semiconductor package with anisotropic conductive material interconnects and methods therefor
US679119428 Jan 200014 Sep 2004Hitachi, Ltd.Circuit tape having adhesive film, semiconductor device, and a method for manufacturing the same
US67942029 Mar 200121 Sep 2004Tessera, Inc.Assemblies for temporarily connecting microelectronic elements for testing and methods therefor
US68089587 Mar 200226 Oct 2004Tessera, Inc.Methods of bonding microelectronic elements
US681204831 Jul 20002 Nov 2004Eaglestone Partners I, LlcMethod for manufacturing a wafer-interposer assembly
US68157122 Oct 20009 Nov 2004Eaglestone Partners I, LlcMethod for selecting components for a matched set from a wafer-interposer assembly
US682181529 Jan 200323 Nov 2004Tessera, Inc.Method of assembling a semiconductor chip package
US682231611 Jun 200223 Nov 2004United Microelectronics Corp.Integrated circuit with improved interconnect structure and process for making same
US682232025 Sep 200223 Nov 2004Tessera, Inc.Microelectronic connection components utilizing conductive cores and polymeric coatings
US682246931 Jul 200023 Nov 2004Eaglestone Partners I, LlcMethod for testing multiple semiconductor wafers
US68255526 May 200230 Nov 2004Tessera, Inc.Connection components with anisotropic conductive material interconnection
US682567826 Mar 200230 Nov 2004Eaglestone Partners I, LlcWafer level interposer
US68268277 Nov 20007 Dec 2004Tessera, Inc.Forming conductive posts by selective removal of conductive material
US68286687 Nov 20027 Dec 2004Tessera, Inc.Flexible lead structures and methods of making same
US683831011 Jun 20024 Jan 2005United Microelectronics CorporationIntegrated circuit with improved interconnect structure and process for making same
US684710126 Mar 200225 Jan 2005Tessera, Inc.Microelectronic package having a compliant layer with bumped protrusions
US684710715 Aug 200225 Jan 2005Tessera, Inc.Image forming apparatus with improved transfer efficiency
US6848173 *22 Jan 20011 Feb 2005Tessera, Inc.Microelectric packages having deformed bonded leads and methods therefor
US684995329 Aug 20011 Feb 2005Tessera, Inc.Microelectronic assemblies with composite conductive elements
US68560071 Aug 200215 Feb 2005Tessera, Inc.High-frequency chip packages
US686129430 Sep 20031 Mar 2005Renesas Technology Corp.Semiconductor devices and methods of making the devices
US68670653 Jul 200315 Mar 2005Tessera, Inc.Method of making a microelectronic assembly
US687026715 Feb 200222 Mar 2005Tessera, Inc.Off-center solder ball attach assembly
US687027216 Apr 200222 Mar 2005Tessera, Inc.Methods of making microelectronic assemblies including compliant interfaces
US68779921 Nov 200212 Apr 2005Airborn, Inc.Area array connector having stacked contacts for improved current carrying capacity
US688510611 Jan 200226 Apr 2005Tessera, Inc.Stacked microelectronic assemblies and methods of making same
US688816815 Jan 20033 May 2005Tessera, Inc.Semiconductor package having light sensitive chips
US688822918 Jun 20043 May 2005Tessera, Inc.Connection components with frangible leads and bus
US688823028 Oct 19993 May 2005Renesas Technology Corp.Semiconductor device, semiconductor wafer, semiconductor module, and a method of manufacturing semiconductor device
US68912557 Apr 200310 May 2005Tessera, Inc.Microelectronic packages having an array of resilient leads
US68970907 May 200324 May 2005Tessera, Inc.Method of making a compliant integrated circuit package
US68975659 Oct 200224 May 2005Tessera, Inc.Stacked packages
US689756830 Sep 200224 May 2005Infineon Technologies AgElectronic component with flexible contacting pads and method for producing the electronic component
US690642216 Feb 200114 Jun 2005Tessera, Inc.Microelectronic elements with deformable leads
US69069282 Apr 200214 Jun 2005Infineon Technologies AgElectronic component with a semiconductor chip, and method of producing the electronic component
US691394928 Apr 20045 Jul 2005Tessera, Inc.Stacked packages
US692171314 Oct 200326 Jul 2005Tessera, Inc.Semiconductor chip package with interconnect structure
US69270832 Feb 20049 Aug 2005Eaglestone Partners I, LlcMethod for constructing a wafer-interposer assembly
US69270959 Sep 20039 Aug 2005Tessera, Inc.Low cost and compliant microelectronic packages for high I/O and fine pitch
US693361724 Feb 200323 Aug 2005Eaglestone Partners I, LlcWafer interposer assembly
US694015830 May 20036 Sep 2005Tessera, Inc.Assemblies having stacked semiconductor chips and methods of making same
US694672316 Mar 200120 Sep 2005Renesas Technology Corp.Semiconductor device and manufacturing method thereof
US69520471 Jul 20034 Oct 2005Tessera, Inc.Assemblies having stacked semiconductor chips and methods of making same
US695948919 Sep 20011 Nov 2005Tessera, Inc.Methods of making microelectronic packages
US69674945 Feb 200422 Nov 2005Eaglestone Partners I, LlcWafer-interposer assembly
US697249519 Aug 20036 Dec 2005Tessera, Inc.Compliant package with conductive elastomeric posts
US697503517 May 200213 Dec 2005Micron Technology, Inc.Method and apparatus for dielectric filling of flip chip on interposer assembly
US69774404 Jun 200320 Dec 2005Tessera, Inc.Stacked packages
US700849314 Oct 20037 Mar 2006Infineon Technologies AgMethod for applying a semiconductor chip to a carrier element
US70123232 Jun 200314 Mar 2006Tessera, Inc.Microelectronic assemblies incorporating inductors
US7019410 *21 Dec 199928 Mar 2006Micron Technology, Inc.Die attach material for TBGA or flexible circuitry
US70304665 Aug 200318 Apr 2006United Microelectronics CorporationIntermediate structure for making integrated circuit device and wafer
US703621824 Feb 20032 May 2006Eaglestone Partners I, LlcMethod for producing a wafer interposer for use in a wafer interposer assembly
US703832523 Apr 20042 May 2006Hitachi Cable, Ltd.Wiring tape for semiconductor device including a buffer layer having interconnected foams
US705348513 Aug 200330 May 2006Tessera, Inc.Microelectronic packages with self-aligning features
US706112210 Oct 200313 Jun 2006Tessera, Inc.Components, methods and assemblies for multi-chip packages
US706774228 Dec 200127 Jun 2006Tessera, Inc.Connection component with peelable leads
US70715475 Sep 20034 Jul 2006Tessera, Inc.Assemblies having stacked semiconductor chips and methods of making same
US707881911 May 200118 Jul 2006Tessera, Inc.Microelectronic packages with elongated solder interconnections
US708746022 Apr 20048 Aug 2006Micron Technology, Inc.Methods for assembly and packaging of flip chip configured dice with interposer
US708799428 Jun 20048 Aug 2006Micron Technology, Inc.Microelectronic devices including underfill apertures
US709162028 Apr 200515 Aug 2006Renesas Technology Corp.Semiconductor device and manufacturing method thereof
US709182030 Jun 200415 Aug 2006Tessera, Inc.Methods for manufacturing resistors using a sacrificial layer
US709505424 Sep 200422 Aug 2006Tessera, Inc.Semiconductor package having light sensitive chips
US709807431 Oct 200329 Aug 2006Tessera, Inc.Microelectronic assemblies having low profile connections
US711252017 May 200226 Sep 2006Micron Technology, Inc.Semiconductor die packages with recessed interconnecting structures and methods for assembling the same
US711287922 Jun 200426 Sep 2006Tessera, Inc.Microelectronic assemblies having compliant layers
US71142501 Jun 20043 Oct 2006Tessera, Inc.Method of making components with releasable leads
US71159865 Jun 20013 Oct 2006Micron Technology, Inc.Flexible ball grid array chip scale packages
US7119445 *16 Nov 200510 Oct 2006Seiko Epson CorporationElectronic component and semiconductor device, method of fabricating the same, circuit board mounted with the same, and electronic appliance comprising the circuit board
US712290718 Feb 200417 Oct 2006Micron Technology, Inc.Interposer substrate and wafer scale interposer substrate member for use with flip-chip configured semiconductor dice
US71229081 Feb 200117 Oct 2006Micron Technology, Inc.Electronic device package
US712958416 Jan 200231 Oct 2006Micron Technology, Inc.Elimination of RDL using tape base flip chip on flex for die stacking
US71382993 Nov 200421 Nov 2006Tessera, Inc.Method of electrically connecting a microelectronic component
US714522517 May 20025 Dec 2006Micron Technology, Inc.Interposer configured to reduce the profiles of semiconductor device assemblies and packages including the same and methods
US714909528 Oct 200212 Dec 2006Tessera, Inc.Stacked microelectronic assemblies
US71540469 Feb 200426 Dec 2006Amerasia International Technology, Inc.Flexible dielectric electronic substrate and method for making same
US716123717 May 20029 Jan 2007Micron Technology, Inc.Flip chip packaging using recessed interposer terminals
US716531620 Apr 200423 Jan 2007Tessera, Inc.Methods for manufacturing resistors using a sacrificial layer
US716691425 Jun 200423 Jan 2007Tessera, Inc.Semiconductor package with heat sink
US717604316 Dec 200413 Feb 2007Tessera, Inc.Microelectronic packages and methods therefor
US717650624 Dec 200313 Feb 2007Tessera, Inc.High frequency chip packages with connecting elements
US71797403 Jan 200520 Feb 2007United Microelectronics CorporationIntegrated circuit with improved interconnect structure and process for making same
US71836434 Nov 200427 Feb 2007Tessera, Inc.Stacked packages and systems incorporating the same
US718959325 May 200413 Mar 2007Micron Technology, Inc.Elimination of RDL using tape base flip chip on flex for die stacking
US72025701 Dec 200310 Apr 2007Renesas Technology Corp.dielectric films sued as supports for electronics, bonded using epoxy resins, allowing for high density mounting, high speed transmission and stress relieving; packaging; miniaturization
US720565912 Feb 200417 Apr 2007Tessera, Inc.Assemblies for temporarily connecting microelectronic elements for testing and methods therefor
US72179927 Jun 200415 May 2007Renesas Technology Corp.Semiconductor device, semiconductor wafer, semiconductor module, and a method of manufacturing semiconductor device
US722405624 Sep 200429 May 2007Tessera, Inc.Back-face and edge interconnects for lidded package
US7229850 *24 Jun 200512 Jun 2007Tessera, Inc.Method of making assemblies having stacked semiconductor chips
US72303301 Sep 200412 Jun 2007Micron Technology, Inc.Semiconductor die packages with recessed interconnecting structures
US7230339 *28 Mar 200312 Jun 2007Intel CorporationCopper ring solder mask defined ball grid array pad
US726544010 May 20054 Sep 2007Tessera Technologies Hungary Kft.Methods and apparatus for packaging integrated circuit devices
US7265443 *29 Apr 20054 Sep 2007Texas Instruments IncorporatedWire bonded semiconductor device having low inductance and noise
US726842620 Feb 200411 Sep 2007Tessera, Inc.High-frequency chip packages
US72728881 Aug 200225 Sep 2007Tessera, Inc.Method of fabricating semiconductor chip assemblies
US727640029 Nov 20052 Oct 2007Tessera, Inc.Methods of making microelectronic packages with conductive elastomeric posts
US72949285 Sep 200313 Nov 2007Tessera, Inc.Components, methods and assemblies for stacked packages
US7307352 *22 Jan 200211 Dec 2007Samsung Electronics Co., Ltd.Semiconductor package having changed substrate design using special wire bonding
US731253312 Oct 200425 Dec 2007Infineon Technologies AgElectronic component with flexible contacting pads and method for producing the electronic component
US732093322 Apr 200422 Jan 2008Micron Technology, Inc.Double bumping of flexible substrate for first and second level interconnects
US733206828 May 200419 Feb 2008Tessera, Inc.Selective removal of dielectric materials and plating process using same
US733599522 Feb 200526 Feb 2008Tessera, Inc.Microelectronic assembly having array including passive elements and interconnects
US734821517 May 200225 Mar 2008Micron Technology, Inc.Methods for assembly and packaging of flip chip configured dice with interposer
US734922316 Jun 200425 Mar 2008Nanonexus, Inc.Enhanced compliant probe card systems having improved planarity
US73686953 May 20056 May 2008Tessera, Inc.Image sensor package and fabrication method
US7368818 *26 Oct 20056 May 2008Tessera, Inc.Methods of making microelectronic assemblies including compliant interfaces
US737833329 Jun 200527 May 2008Renesas Technology Corp.Semiconductor device and manufacturing method thereof
US738214218 May 20053 Jun 2008Nanonexus, Inc.High density interconnect system having rapid fabrication cycle
US74030291 Nov 200622 Jul 2008Nanonexus CorporationMassively parallel interface for electronic circuit
US7408260 *14 Jul 20065 Aug 2008Tessera, Inc.Microelectronic assemblies having compliant layers
US74139264 Aug 200519 Aug 2008Tessera, Inc.Methods of making microelectronic packages
US742028425 Jul 20062 Sep 2008Renesas Technology Corp.Semiconductor device and manufacturing method thereof
US742742330 Aug 200123 Sep 2008Tessera, Inc.potential plane element thus performs the functions of a solder mask to prevent solder from forming short circuits between adjacent pads, and may also act as a ground plane, power plane or shielding element
US743607131 Aug 200614 Oct 2008Seiko Epson CorporationElectronic component and semiconductor device, method of fabricating the same, circuit board mounted with the same, and electronic appliance comprising the circuit board
US745315727 May 200518 Nov 2008Tessera, Inc.Microelectronic packages and methods therefor
US74548349 Jun 200625 Nov 2008Tessera, Inc.Method of fabricating semiconductor chip assemblies
US74629366 Oct 20049 Dec 2008Tessera, Inc.Formation of circuitry with modification of feature height
US747939821 Aug 200720 Jan 2009Tessera Technologies Hungary Kft.Methods and apparatus for packaging integrated circuit devices
US747979211 Apr 200620 Jan 2009Formfactor, Inc.Methods for making plated through holes usable as interconnection wire or probe attachments
US749517924 Jun 200524 Feb 2009Tessera, Inc.Components with posts and pads
US749534130 Jan 200724 Feb 2009Tessera Technologies Hungary Kft.Methods and apparatus for packaging integrated circuit devices
US752178521 Dec 200421 Apr 2009Tessera, Inc.Packaged systems with MRAM
US752800820 Nov 20065 May 2009Tessera, Inc.Method of electrically connecting a microelectronic component
US753189424 Oct 200512 May 2009Tessera, Inc.Method of electrically connecting a microelectronic component
US753190616 Aug 200612 May 2009Micron Technology, Inc.Flip chip packaging using recessed interposer terminals
US753466022 Apr 200419 May 2009Micron Technology, Inc.Methods for assembly and packaging of flip chip configured dice with interposer
US754502918 Aug 20069 Jun 2009Tessera, Inc.Stack microelectronic assemblies
US75542061 Dec 200630 Jun 2009Tessera, Inc.Microelectronic packages and methods therefor
US756695528 Aug 200228 Jul 2009Tessera, Inc.High-frequency chip packages
US75694738 Jun 20074 Aug 2009Micron Technology, Inc.Methods of forming semiconductor assemblies
US75798487 Feb 200625 Aug 2009Nanonexus, Inc.High density interconnect system for IC packages and interconnect assemblies
US758940926 Feb 200715 Sep 2009Tessera, Inc.Stacked packages and microelectronic assemblies incorporating the same
US75986193 Sep 20086 Oct 2009Seiko Epson CorporationElectronic component and semiconductor device, method of fabricating the same, circuit board mounted with the same, and electronic appliance comprising the circuit board
US762176120 Jul 200724 Nov 2009Nanonexus, Inc.Systems for testing and packaging integrated circuits
US764262913 Aug 20075 Jan 2010Tessera Technologies Hungary Kft.Methods and apparatus for packaging integrated circuit devices
US7709968 *10 Nov 20044 May 2010Tessera, Inc.Micro pin grid array with pin motion isolation
US77459433 May 200729 Jun 2010Tessera, Inc.Microelectonic packages and methods therefor
US774988620 Dec 20066 Jul 2010Tessera, Inc.Microelectronic assemblies having compliancy and methods therefor
US775453725 Feb 200413 Jul 2010Tessera, Inc.Manufacture of mountable capped chips
US777286017 Jul 200810 Aug 2010Nanonexus, Inc.Massively parallel interface for electronic circuit
US781625114 Nov 200819 Oct 2010Tessera, Inc.Formation of circuitry with modification of feature height
US78204826 May 200526 Oct 2010Qimonda AgMethod of producing an electronic component with flexible bonding
US782938526 Jul 20069 Nov 2010Micron Technology, Inc.Taped semiconductor device and method of manufacture
US7872344 *23 Jun 200618 Jan 2011Tessera, Inc.Microelectronic assemblies having compliant layers
US787248219 Sep 200718 Jan 2011Verigy (Singapore) Pte. LtdHigh density interconnect system having rapid fabrication cycle
US788463415 Jan 20098 Feb 2011Verigy (Singapore) Pte, LtdHigh density interconnect system having rapid fabrication cycle
US79026486 Apr 20068 Mar 2011Micron Technology, Inc.Interposer configured to reduce the profiles of semiconductor device assemblies, packages including the same, and methods
US791571817 May 200229 Mar 2011Micron Technology, Inc.Apparatus for flip-chip packaging providing testing capability
US792792713 Aug 200119 Apr 2011Freescale Semiconductor, Inc.Semiconductor package and method therefor
US793261218 Aug 200926 Apr 2011Seiko Epson CorporationElectronic component and semiconductor device, method of fabricating the same, circuit board mounted with the same, and electronic appliance comprising the circuit board
US793556923 Oct 20073 May 2011Tessera, Inc.Components, methods and assemblies for stacked packages
US793606219 Jan 20073 May 2011Tessera Technologies Ireland LimitedWafer level chip packaging
US793993422 Dec 200510 May 2011Tessera, Inc.Microelectronic packages and methods therefor
US795237323 Oct 200631 May 2011Verigy (Singapore) Pte. Ltd.Construction structures and manufacturing processes for integrated circuit wafer probe card assemblies
US796027211 Jun 200714 Jun 2011Megica CorporationMethod for fabricating thermal compliant semiconductor chip wiring structure for chip scale packaging
US799937923 Feb 200616 Aug 2011Tessera, Inc.Microelectronic assemblies having compliancy
US799939728 May 201016 Aug 2011Tessera, Inc.Microelectronic packages and methods therefor
US8008188 *11 Jun 200730 Aug 2011Ppg Industries Ohio, Inc.Method of forming solid blind vias through the dielectric coating on high density interconnect substrate materials
US80219768 May 200320 Sep 2011Megica CorporationMethod of wire bonding over active area of a semiconductor circuit
US802658816 Feb 200727 Sep 2011Megica CorporationMethod of wire bonding over active area of a semiconductor circuit
US804447513 Jan 200925 Oct 2011Megica CorporationChip package
US804691216 Jan 20091 Nov 2011Tessera, Inc.Method of making a connection component with posts and pads
US805810123 Dec 200515 Nov 2011Tessera, Inc.Microelectronic packages and methods therefor
US806726723 Dec 200529 Nov 2011Tessera, Inc.Microelectronic assemblies having very fine pitch stacking
US809369729 Apr 201010 Jan 2012Tessera, Inc.Microelectronic packages and methods therefor
US811471123 Mar 200914 Feb 2012Tessera, Inc.Method of electrically connecting a microelectronic component
US811530821 May 201014 Feb 2012Tessera, Inc.Microelectronic assemblies having compliancy and methods therefor
US812017028 Apr 200821 Feb 2012Ati Technologies UlcIntegrated package circuit with stiffener
US81250655 Mar 200728 Feb 2012Micron Technology, Inc.Elimination of RDL using tape base flip chip on flex for die stacking
US813423721 Mar 201113 Mar 2012Seiko Epson CorporationElectronic component and semiconductor device, method of fabricating the same, circuit board mounted with the same, and electronic appliance comprising the circuit board
US813807929 Oct 200720 Mar 2012Megica CorporationMethod of wire bonding over active area of a semiconductor circuit
US814309528 Dec 200527 Mar 2012Tessera, Inc.Sequential fabrication of vertical conductive interconnects in capped chips
US81481999 Apr 20093 Apr 2012Tessera, Inc.Method of electrically connecting a microelectronic component
US814820530 Sep 20103 Apr 2012Tessera, Inc.Method of electrically connecting a microelectronic component
US814880612 Nov 20083 Apr 2012Megica CorporationMultiple chips bonded to packaging structure with low noise and multiple selectable functions
US81685274 Aug 20091 May 2012Megica CorporationSemiconductor chip and method for fabricating the same
US819873913 Aug 201012 Jun 2012Endicott Interconnect Technologies, Inc.Semi-conductor chip with compressible contact structure and electronic package utilizing same
US820760410 Nov 200426 Jun 2012Tessera, Inc.Microelectronic package comprising offset conductive posts on compliant layer
US82693268 Mar 201118 Sep 2012Micron Technology, Inc.Semiconductor device assemblies
US832958114 Jul 201111 Dec 2012Tessera, Inc.Microelectronic packages and methods therefor
US83302728 Jul 201011 Dec 2012Tessera, Inc.Microelectronic packages with dual or multiple-etched flip-chip connectors
US833458829 Apr 201118 Dec 2012Megica CorporationCircuit component with conductive layer structure
US833892521 Dec 201025 Dec 2012Tessera, Inc.Microelectronic assemblies having compliant layers
US834544127 Dec 20111 Jan 2013Invensas CorporationStub minimization for multi-die wirebond assemblies with parallel windows
US836819319 Sep 20115 Feb 2013Megica CorporationChip package
US837847824 Nov 201019 Feb 2013Tessera, Inc.Enhanced stacked microelectronic assemblies with central contacts and vias connected to the central contacts
US840452024 Feb 201226 Mar 2013Invensas CorporationPackage-on-package assembly with wire bond vias
US84052075 Apr 201226 Mar 2013Invensas CorporationStub minimization for wirebond assemblies without windows
US840998214 Jul 20112 Apr 2013Ppg Industries Ohio, Inc.Method of forming solid blind vias through the dielectric coating on high density interconnect (HDI) substrate materials
US842698230 Jul 200923 Apr 2013Megica CorporationStructure and manufacturing method of chip scale package
US843645727 Dec 20117 May 2013Invensas CorporationStub minimization for multi-die wirebond assemblies with parallel windows
US84364774 Apr 20127 May 2013Invensas CorporationStub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate
US84411115 Apr 201214 May 2013Invensas CorporationStub minimization for multi-die wirebond assemblies with parallel windows
US844111328 Feb 201214 May 2013Micron Technology, Inc.Elimination of RDL using tape base flip chip on flex for die stacking
US848211119 Jul 20109 Jul 2013Tessera, Inc.Stackable molded microelectronic packages
US84891963 Oct 200316 Jul 2013Medtronic, Inc.System, apparatus and method for interacting with a targeted tissue of a patient
US850239029 Nov 20116 Aug 2013Tessera, Inc.De-skewed multi-die packages
US85137999 Apr 200920 Aug 2013Tessera, Inc.Method of electrically connecting a microelectronic component
US85138135 Apr 201220 Aug 2013Invensas CorporationStub minimization using duplicate sets of terminals for wirebond assemblies without windows
US85138179 Jan 201220 Aug 2013Invensas CorporationMemory module in a package
US85253143 Nov 20053 Sep 2013Tessera, Inc.Stacked packaging improvements
US85253274 Apr 20123 Sep 2013Invensas CorporationStub minimization for assemblies without wirebonds to package substrate
US85253387 Jun 20113 Sep 2013Tessera, Inc.Chip with sintered connections to package
US85310202 Nov 201010 Sep 2013Tessera, Inc.Stacked packaging improvements
US853103913 Apr 201010 Sep 2013Tessera, Inc.Micro pin grid array with pin motion isolation
US855838613 Oct 200915 Oct 2013Tessera, Inc.Methods of making compliant semiconductor chip packages
US858060727 Jul 201012 Nov 2013Tessera, Inc.Microelectronic packages with nanoparticle joining
US86043488 Jun 201110 Dec 2013Tessera, Inc.Method of making a connection component with posts and pads
US86046055 Jan 200710 Dec 2013Invensas Corp.Microelectronic assembly with multi-layer support structure
US86102604 Apr 201217 Dec 2013Invensas CorporationStub minimization for assemblies without wirebonds to package substrate
US862370614 Nov 20117 Jan 2014Tessera, Inc.Microelectronic package with terminals on dielectric mass
US86295454 Apr 201214 Jan 2014Invensas CorporationStub minimization for assemblies without wirebonds to package substrate
US863799114 Nov 201128 Jan 2014Tessera, Inc.Microelectronic package with terminals on dielectric mass
US864191313 Mar 20074 Feb 2014Tessera, Inc.Fine pitch microcontacts and method for forming thereof
US865351219 Nov 201018 Feb 2014E. I. Du Pont De Nemours And CompanyThin film transistor compositions, and methods relating thereto
US86536465 Apr 201218 Feb 2014Invensas CorporationStub minimization using duplicate sets of terminals for wirebond assemblies without windows
US86591394 Apr 201225 Feb 2014Invensas CorporationStub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate
US86591404 Apr 201225 Feb 2014Invensas CorporationStub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate
US86591415 Apr 201225 Feb 2014Invensas CorporationStub minimization using duplicate sets of terminals for wirebond assemblies without windows
US86591425 Apr 201225 Feb 2014Invensas CorporationStub minimization for wirebond assemblies without windows
US86591435 Apr 201225 Feb 2014Invensas CorporationStub minimization for wirebond assemblies without windows
US865916410 Oct 201225 Feb 2014Tessera, Inc.Microelectronic package with terminals on dielectric mass
US86702619 Apr 201311 Mar 2014Invensas CorporationStub minimization using duplicate sets of signal terminals
US87043511 Sep 200922 Apr 2014Tessera, Inc.Stacked microelectronic assemblies
US872331811 Dec 201213 May 2014Tessera, Inc.Microelectronic packages with dual or multiple-etched flip-chip connectors
US872886525 Jan 201120 May 2014Tessera, Inc.Microelectronic packages and methods therefor
US874258025 Feb 20073 Jun 2014Megit Acquisition Corp.Method of wire bonding over active area of a semiconductor circuit
US87482279 Sep 200810 Jun 2014Megit Acquisition Corp.Method of fabricating chip package
US875997322 Dec 201124 Jun 2014Tessera, Inc.Microelectronic assemblies having compliancy and methods therefor
US875998225 Jul 201324 Jun 2014Tessera, Inc.Deskewed multi-die packages
US878606921 May 201322 Jul 2014Invensas CorporationReconfigurable pop
US87870326 Apr 201122 Jul 2014Tessera, Inc.Enhanced stacked microelectronic assemblies with central contacts
US878703415 Mar 201322 Jul 2014Invensas CorporationCo-support system and microelectronic assembly
US20110298117 *3 Jun 20118 Dec 2011Sehat SutardjaPad configurations for an electronic package assembly
US20120231582 *22 May 201213 Sep 2012Infineon Technologies AgDevice including a semiconductor chip
USRE41478 *15 Jul 200510 Aug 2010Renesas Electronics CorporationSemiconductor device having an improved connection arrangement between a semiconductor pellet and base substrate electrodes and a method of manufacture thereof
USRE417217 Jul 200021 Sep 2010Renesas Electronics CorporationSemiconductor device having an improved connected arrangement between a semiconductor pellet and base substrate electrodes
USRE4172226 Mar 200221 Sep 2010Renesas Electronics Corp.Semiconductor device having an improved connection arrangement between a semiconductor pellet and base substrate electrodes and a method of manufacture thereof
USRE4297215 Jul 200529 Nov 2011Renesas Electronics CorporationSemiconductor device having an improved connection arrangement between a semiconductor pellet and base substrate electrodes and a method of manufacture thereof
USRE4340422 Mar 201022 May 2012Tessera, Inc.Methods for providing void-free layer for semiconductor assemblies
USRE4344423 Nov 20055 Jun 2012Renesas Electronics CorporationSemiconductor device having an improved connection arrangement between a semiconductor pellet and base substrate electrodes
USRE4414830 Jul 201016 Apr 2013Renesas Electronics CorporationSemiconductor device having an improved connection arrangement between a semiconductor pellet and base substrate electrodes and a method of manufacture thereof
DE10012882A1 *16 Mar 200027 Sep 2001Infineon Technologies AgProcess for applying an integrated switching circuit to a support element used in the production of a semiconductor chip comprises using a hardenable compensation layer of pasty consistency to join the circuit to the support element
DE10012882C2 *16 Mar 200020 Jun 2002Infineon Technologies AgVerfahren und Vorrichtung zur Aufbringung eines Halbleiterchips auf ein Trägerelement
DE10045043B4 *12 Sep 200010 Jan 2008Sharp K.K.Halbleiterbauteil und Verfahren zu dessen Herstellung
DE102010051850A118 Nov 201026 May 2011E.I. Du Pont De Nemours And Co., WilmingtonIn Halbleiter-Packung-Anwendungen nützliche Interposerfilme und dazu in Beziehung stehende Verfahren
EP0674814A1 *5 Aug 19944 Oct 1995Tessera, Inc.Method of forming interface between die and chip carrier
EP0800753A1 *19 Sep 199515 Oct 1997Tessera, Inc.Microelectronic bonding with lead motion
EP0883180A2 *2 Jun 19989 Dec 1998Hitachi Cable, Ltd.Semiconductor device and wiring tape for semiconductor device
EP1005086A2 *24 Nov 199931 May 2000Shinko Electric Industries Co. Ltd.Metal foil having bumps, circuit substrate having the metal foil, and semiconductor device having the circuit substrate
EP1035577A1 *3 Aug 199913 Sep 2000Shinko Electric Industries Co. Ltd.Wiring substrate, method of manufacture thereof, and semiconductor device
WO1995003152A1 *21 Jul 19942 Feb 1995Tessera IncShaped lead structure and method
WO1996009745A1 *19 Sep 199528 Mar 1996Tessera IncMicroelectronic bonding with lead motion
WO1997011588A1 *18 Sep 199627 Mar 1997Tessera IncMicroelectronic lead structures with dielectric layers
WO1997033312A1 *4 Mar 199712 Sep 1997Tessera IncMethod of encapsulating a semiconductor package
WO1998052217A2 *7 May 199819 Nov 1998Kulicke & Soffa Ind IncMethod of forming a chip scale package, and a tool used in forming the chip scale package
WO1999007014A1 *29 Jun 199811 Feb 1999Minnesota Mining & MfgInterposer/adhesive composite
WO2001037335A2 *14 Nov 200025 May 2001Infineon Technologies AgPackaging for a semiconductor chip
WO2003103048A1 *21 May 200311 Dec 2003Northrop Grumman CorpDie connected with integrated circuit component
WO2005122248A1 *6 Jun 200522 Dec 2005Infineon Technologies AgSemiconductor components having a plastic housing, and method for the production thereof
WO2011063247A219 Nov 201026 May 2011E. I. Du Pont De Nemours And CompanyInterposer films useful in semiconductor packaging applications, and methods relating thereto
WO2012012323A218 Jul 201126 Jan 2012Tessera, Inc.Stackable molded microelectronic packages
WO2012054335A114 Oct 201126 Apr 2012Tessera, Inc.Enhanced stacked microelectronic assemblies with central contacts and improved thermal characteristic
WO2012078709A27 Dec 201114 Jun 2012Tessera, Inc.Compliant interconnects in wafers
WO2012082177A16 Apr 201121 Jun 2012Tessera, Inc.Enhanced stacked microelectronic assemblies with central contacts
WO2012082227A221 Oct 201121 Jun 2012Tessera, Inc.Enhanced stacked microelectronic assemblies with central contacts and improved ground or power distribution
WO2012145114A121 Mar 201226 Oct 2012Tessera, Inc.Flip-chip, face-up and face-down wirebond combination package
WO2012145115A121 Mar 201226 Oct 2012Tessera, Inc.Stacked chip-on-board module with edge connector
WO2012145201A111 Apr 201226 Oct 2012Tessera, IncFlip-chip, face-up and face-down centerbond memory wirebond assemblies
WO2012145370A118 Apr 201226 Oct 2012Tessera, Inc.Multi-chip module with stacked face-down connected dies
WO2012145477A119 Apr 201226 Oct 2012Tessera, Inc.Multiple die face-down stacking for two or more die
WO2012145480A119 Apr 201226 Oct 2012Tessera, Inc.Reinforced fan-out wafer-level package
WO2013009741A110 Jul 201217 Jan 2013Tessera, Inc.De-skewed multi-die packages
WO2013009866A211 Jul 201217 Jan 2013Invensas CorporationMemory module in a package
WO2013009871A211 Jul 201217 Jan 2013Invensas CorporationMemory module in a package
WO2013052320A126 Sep 201211 Apr 2013Invensas CorporationStub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate
WO2013052321A226 Sep 201211 Apr 2013Invensas CorporationStub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate
WO2013052324A226 Sep 201211 Apr 2013Invensas CorporationStub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate
WO2013052345A127 Sep 201211 Apr 2013Invensas CorporationStub minimization for assemblies without wirebonds to package substrate
WO2013052347A127 Sep 201211 Apr 2013Invensas CorporationMemory module in a package and its pin configuration
WO2013052370A228 Sep 201211 Apr 2013Invensas CorporationStub minimization for multi-die wirebond assemblies with parallel windows
WO2013052372A228 Sep 201211 Apr 2013Invensas CorporationStub minimization for multi-die wirebond assemblies with parallel windows
WO2013052373A128 Sep 201211 Apr 2013Invensas CorporationStub minimization for multi-die wirebond assemblies with parallel windows
WO2013052398A21 Oct 201211 Apr 2013Invensas CorporationStub minimization for assemblies without wirebonds to package substrate
WO2013052458A12 Oct 201211 Apr 2013Invensas CorporationMemory modules in packages
WO2013052466A22 Oct 201211 Apr 2013Invensas CorporationStub minimization for multi-die wirebond assemblies with orthogonal windows
WO2013052544A13 Oct 201211 Apr 2013Invensas CorporationStub minimization with terminal grids offset from center of package
WO2014022675A11 Aug 20136 Feb 2014Tessera, Inc.Multiple die face-down stacking for two or more die
WO2014031547A219 Aug 201327 Feb 2014Invensas CorporationThin wafer handling and known good die test method
Legal Events
DateCodeEventDescription
4 Mar 2004FPAYFee payment
Year of fee payment: 12
3 Mar 2000FPAYFee payment
Year of fee payment: 8
8 Mar 1996FPAYFee payment
Year of fee payment: 4
21 Dec 1993CCCertificate of correction
26 Feb 1993ASAssignment
Owner name: TESSERA, INC., NEW YORK
Free format text: CHANGE OF NAME;ASSIGNOR:IST ASSOCIATES, INC.;REEL/FRAME:006412/0825
Effective date: 19920921
21 Mar 1991ASAssignment
Owner name: IST ASSOCIATES, INC., 570 TAXTER ROAD, ELMSFORD, N
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:KHANDROS, IGOR Y.;DISTEFANO, THOMAS H.;REEL/FRAME:005649/0589
Effective date: 19910320