US5087576A - Implantation and electrical activation of dopants into monocrystalline silicon carbide - Google Patents

Implantation and electrical activation of dopants into monocrystalline silicon carbide Download PDF

Info

Publication number
US5087576A
US5087576A US07/356,333 US35633389A US5087576A US 5087576 A US5087576 A US 5087576A US 35633389 A US35633389 A US 35633389A US 5087576 A US5087576 A US 5087576A
Authority
US
United States
Prior art keywords
silicon carbide
temperature
heating
dopant ions
ion beam
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US07/356,333
Inventor
John A. Edmond
Robert F. Davis
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
North Carolina State University
Original Assignee
North Carolina State University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by North Carolina State University filed Critical North Carolina State University
Priority to US07/356,333 priority Critical patent/US5087576A/en
Assigned to NORTH CAROLINA STATE UNIVERSITY AT RALEIGH, RALEIGH reassignment NORTH CAROLINA STATE UNIVERSITY AT RALEIGH, RALEIGH ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: DAVIS, ROBERT F., EDMOND, JOHN A.
Application granted granted Critical
Publication of US5087576A publication Critical patent/US5087576A/en
Assigned to NAVY, SECRETARY OF THE UNITED STATES OF AMERICA reassignment NAVY, SECRETARY OF THE UNITED STATES OF AMERICA CONFIRMATORY LICENSE (SEE DOCUMENT FOR DETAILS). Assignors: NORTH CAROLINA STATE UNIVERSITY
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/0445Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
    • H01L21/0455Making n or p doped regions or layers, e.g. using diffusion
    • H01L21/046Making n or p doped regions or layers, e.g. using diffusion using ion implantation

Definitions

  • the present invention relates to methods of forming electrically activated semiconductive silicon carbide and to the production of electrical device from the electrically active silicon carbide.
  • Semiconductors are materials generally defined as having electrical conductivities somewhat between the high conductivity characteristics of metals, and the low conductivity characteristics of insulators. Since the invention of the transistor, the development of electrical devices based on semiconductors has revolutionized the electronics industry.
  • GaAs gallium arsenide
  • InP indium phosphide
  • silicon carbide offers a number of advantageous characteristics which have long been recognized, one of which is its high thermal stability. As an example, although silicon vaporizes at temperatures of approximately 1400° C., silicon carbide remains stable at temperatures approaching 2800° C. Fundamentally, this means that silicon carbide can exist as a solid at extremely high temperatures at which silicon--and silicon based electronic devices--would not only be useless, but completely destroyed.
  • silicon carbide has a relatively wide band gap, i.e. the energy difference between its valence and conduction bands, of approximately 2.2 electron volts (eV) (beta) or 2.86 C (6H - alpha). This is a rather large gap in comparison to that of silicon (1.1 eV) and means that electrons will have less tendency to move from the valence band to the conduction band solely on the basis of thermal excitation. In practical terms, this allows for silicon carbide-based devices to operate at higher temperatures than equivalent silicon-based devices.
  • eV electron volts
  • silicon carbide has a high thermal conductivity, a low dielectric constant, a high breakdown electric field, and a high saturated electron drift velocity, meaning that at high electric field levels devices made from it can perform at higher speeds than devices made from any of the other conventional semiconductor materials.
  • silicon carbide has been a principal and perennial candidate material for application at high temperature, high power, and high speed requirements.
  • Electrons are one of the fundamental subatomic particles carrying negative charge, while "holes" represent an energy level position within an atom where an electron could be placed, but form some reason is temporarily or permanently absent. Because holes are left behind when electrons move, holes can also be thought of as moving from place to place and as carrying positive charge.
  • both the silicon atoms and the carbon atoms have identical valence (or "outer shell") electron populations: i.e., four valence electrons.
  • valence or "outer shell" electron populations: i.e., four valence electrons.
  • an appropriate number of slightly different atoms can be added to the crystal, for example aluminum (Al), phosphorous (P), or nitrogen (N), a more conductive material will result.
  • Al aluminum
  • P phosphorous
  • N nitrogen
  • the greater conductivity results because atoms such as nitrogen have five valence electrons, while those such as aluminum have only three.
  • the presence of some nitrogen atoms in a silicon carbide crystal provides a number of extra electrons which would not be present in a purer silicon carbide crystal. These extra electrons can be encouraged to move from the nitrogen atoms to empty electron positions in the silicon or carbon atoms, resulting in a flow of current.
  • the presence of atoms such as aluminum which have only three valence electrons provides available electron positions into which other electrons can move from the silicon or carbon atoms, and thereby carry current.
  • doping In terms familiar to the semiconductor industry, such added atoms are referred to as "dopants,” and the process of introducing them into semiconductor materials is known as “doping.”
  • a semiconductor material such as silicon carbide with either atoms with more valence electrons (n-type doping) or fewer valence electrons, (p-type doping); a semiconductor material can result which has certain specific electrical characteristics, and through which current can be made to flow under particular controlled conditions.
  • Such materials can be fabricated into devices of many types, common examples of which are diodes, capacitors, junction transistors, and field effect transistors, all of which in turn can be built up into circuits and more complicated devices.
  • an appropriate semiconductor material must by available, often in the form of a single crystal or a monocrystalline thin film; second, the ability must exist to dope the semiconductor material in the desired manner; and third, proper techniques must be developed for forming devices from the doped materials.
  • ions of the dopant atoms are formed by any appropriate method, for example by application of a strong enough field to strip one or more electrons from each dopant atom. The ions are then accelerated, typically through a mass spectrometer to further separate and accelerate the desired dopant atoms, and finally directed into a target material (usually a single crystal or monocrystalline thin film) at energies typically between about 50 and about 300 kilo electron volts (KeV).
  • a target material usually a single crystal or monocrystalline thin film
  • the dopant ions may not be in positions at which electrons and holes can be transferred, i.e. they are not yet "electrically activated.”
  • a great deal of damage to the target crystal results, and in particular, atoms in the crystal lattice are dislodged from their proper positions to a greater or lesser extend.
  • such damaged crystals often do not have the electrical properties required for useful semiconductor devices. Accordingly, various attempts and techniques have been developed for dealing with the damage done during implantation.
  • a first technique is to heat or anneal the doped substrate material following implantation.
  • This heating step when followed by an appropriate rate of cooling, should theoretically encourage the atoms in the crystal lattice, most of which are atoms of the semiconductor, to recrystallize in an orderly fashion, thus repairing the damage to the semiconductor crystal lattice and allowing the dopant atoms to position themselves for electrical activation. Nevertheless, crystal defects such as dislocations, stacking faults, twins, other defects or combinations of the same, tend to remain following such annealing.
  • Such low temperature implantation followed by annealing represents today's best technology for producing doped silicon materials for electrical devices. Indeed, the quality and performance of electrical devices formed from any given semiconductor material is one of the best indications of the quality of the original material and of the doping technique used to give it its desired properties.
  • the present invention comprises a method of producing a doped region of silicon carbide suitable for semiconductor electrical devices operable at high temperatures.
  • the method comprises directing an ion beam of dopant ions onto a substrate of silicon carbide in which the silicon carbide is maintained at a temperature high enough to prevent amorphization of, and minimize damage to, the silicon carbide crystal lattice during the ion bombardment.
  • the highly conductive near surface layer which results from the bombardment is removed from the silicon carbide and the silicon carbide is annealed to electrically activate the dopant introduced by the ion beam.
  • FIG. 1 is the Rutherford Backscattering spectrum for gallium implanted into silicon carbide according to the present invention
  • FIG. 2 is the corresponding spectrum for aluminum
  • FIG. 3 is the corresponding spectrum for nitrogen.
  • ions of aluminum, gallium and nitrogen were implanted into beta silicon carbide thin films while those films were maintained at temperatures of 623° K., and 1023° K. (350° C., 550° C. and 750° C., respectively).
  • These thin films can be produced as described in the aforementioned co-pending applications Ser. Nos. 07/113,921 and 07/113,573, "Growth of Beta-SiC Thin Films and Semiconductor Devices Fabricated Thereon," and “Homoepitaxial Growth of Alpha-SiC Thin Films and Semiconductor Devices Fabricated Thereon,” respectively.
  • each sample of beta silicon carbide was mechanically polished, chemically oxidized, and then etched in hydrofluoric acid (HF) to produce a clean, undamaged and smooth surface prior to bombardment.
  • HF hydrofluoric acid
  • Initial electrical measurements using differential capacitance-voltage measurements were also made before implanting for base line comparative reference purposes.
  • the ion implantation was again conducted primarily at the three temperatures of 623° K., 823° K., and 1023° K. Some generally insignificant deviation from these temperatures occurred as the result of temperature variations in the sample holder.
  • the ion beam was generated using a hot filament source and was directed towards the beta silicon carbide thin film using an offset angle of 7° from the sample surface normal in order to reduce channeling effects.
  • Table I summarizes the implantation conditions utilized for this work, in which N equals the electron density, p equals the hole density, both expressed in exponential notation (e.g., 3E16 represents 3 ⁇ 10 16 carriers per cubic centimeter) as carriers per cubic centimeter ([n or p]/cm 3 ) and the implant dosage is expressed as atoms per square centimeter (atoms/cm 2 ), also in exponential notation.
  • the invention further comprises removing this highly conductive near surface layer from the silicon carbide which results from this effect of the directed ion beam.
  • the step of removing the highly conductive near surface layer comprises oxidizing the highly conductive near surface layer and then removing the thus oxidized near surface layer.
  • the step of oxidizing the near surface layer comprises heating the silicon carbide in the presence of oxygen at a temperature and for a time period sufficient to substantially oxidize all of the highly conductive near surface layer, with temperature ranges of 1000° to 1500° C. being desirable and a temperature of about 1200° C. most preferred. A typical time period was 30 minutes. This removal step generally removed no more than approximately 500 angstroms of material from the surface.
  • the highly conductive near surface layer can be removed using various dry or wet etching techniques.
  • Typical dry etching techniques include reactive ion etching, reactive ion beam etching, and plasma etching.
  • Typical wet etching techniques include molten salt etching techniques using a variety of salt combinations.
  • the silicon carbide is further annealed.
  • the step of annealing the silicon carbide comprises heating the silicon carbide at a temperature of between about 1000° Centigrade and about 1500° Centigrade, with a temperature of approximately 1200° Centigrade most preferred.
  • the oxidizing removal of the highly conductive near surface layer is conducted by heating the sample in the presence of dry oxygen, following which the oxygen is replaced by argon while heating at the same temperature and for the same time period continues.
  • the removal of the highly conductive near surface layer and the annealing to electrically activate the dopant can be combined into a single step in which the bombarded silicon carbide is heated in the presence of oxygen for a time and temperature sufficient to both remove the highly conductive near surface layer and to electrically activate the dopant introduced by the ion beam.
  • FIGS. 1, 2 and 3 represent the RBS spectra for gallium, aluminum, and nitrogen implanted silicon carbide respectively.
  • the spectra illustrate the damage accumulation as a function of implant temperature. It will be seen in each case that damage decreased with increasing implant temperature, with the spectra obtained from the 1023° K. implants being nearly coincidental with that of the virgin aligned undoped beta silicon carbide. This extremely low damage level was also demonstrated when the silicon carbide was implanted with aluminum or nitrogen at 823° K.; however, gallium, with a much larger atomic weight, tended to require the 1023° K. implantation temperature in order to minimize induced residual damage.
  • the electrical properties for each implanted sample are also listed in Table I. These demonstrate that increasing the implant temperatures from 623° K. to 823° K. increases dopant activation, but implanting at 1023° K. does not cause a corresponding additional increase in this parameter.
  • N nitrogen
  • p-type substrates were initially utilized.
  • an n-type conducting layer resulted from the introduction of nitrogen.
  • the percentage of ionized activated dopant ranged from about 20 percent for the 623° K. implant to about 60 percent for the 823° K. or greater implant.
  • maximum activation was achieved at the 823° K. implant.
  • the invention demonstrates three major advantages: residual damage to the crystal lattice is greatly reduced: improved activation of the dopants is achieved at much lower annealing temperatures (1200° C. versus 1800° C.); and the above processes can take place at temperatures at which silicon remains stable such that silicon substrates can be used in all of these processes where desirable or necessary.
  • MOSFET metal oxide semiconductor field effect transistor
  • the thin films were polished, oxidized to remove the polishing damage, and etched in hydrofluoric acid (HF) to remove the remaining oxide film.
  • the gate oxide was then grown and cleaned.
  • a 500 micron thick film of polysilicon was applied to the oxide via low pressure CVD, doped, and then patterned to form the gate contacts.
  • the N type source and drain areas were then formed by the high temperature ion implantation of nitrogen through the oxide, according to the present invention. Windows for the source and drain were formed and tantalum silicide (TaSi 2 ) was then applied and patterned and annealed.
  • MOSFETs formed in this manner showed very stable drain current saturation out to a drain source voltage of 25 volts.
  • the drain characteristics of this device were also determined at 673° K. and at every 50° K. interval to a maximum of 923° K. Satisfactory operation of all of these transistors was observed up to 923° K. Stable saturation and channel cut-off were achieved throughout this temperature range at drain-source voltages exceeding 25 volts. Transconductance increased with temperature to 573° K., and decreased with temperature after 673° K.
  • Standard semiconductor diodes were fabricated in single crystal silicon carbide using the high temperature ion implantation of the present invention. Two device configurations were developed, planar and mesa. The diodes had the following characteristics: rectification was observed with leakage currents ranging from 5 microamps (uA) to 50 uA at 300K and 673K, respectively, at a reverse bias of 5 V. Forward bias current-voltage characteristics revealed the presence of space-charge-limited current flow, consistent with the characteristics of wide bandgap semiconductors such as silicon carbide.

Abstract

The invention is a method of ion implantation of dopant ions into a substrate of silicon carbide. In the method, the implantation takes place at elevated temperatures, following which the substrate may be oxidized or annealed.

Description

This application is a continuation of application of John A. Edmond and Robert F. Davis; Ser. No. 07/113,561; filed Oct. 26, 1987, now abandoned.
FIELD OF THE INVENTION
The present invention relates to methods of forming electrically activated semiconductive silicon carbide and to the production of electrical device from the electrically active silicon carbide.
BACKGROUND
Semiconductors are materials generally defined as having electrical conductivities somewhat between the high conductivity characteristics of metals, and the low conductivity characteristics of insulators. Since the invention of the transistor, the development of electrical devices based on semiconductors has revolutionized the electronics industry.
At the present time, silicon remains the most common semiconductor material for doping and device manufacture, although in recent years much interest has been generated in other semiconductor materials including gallium arsenide (GaAs) and indium phosphide (InP). Many techniques exist for producing pure crystals of these basic elements and compounds and for fabricating them into devices and circuits.
Another material toward which much interest has been directed, but for which limited success in producing practical crystals and devices has been achieved, is silicon carbide (SiC). As a semiconductor material, silicon carbide offers a number of advantageous characteristics which have long been recognized, one of which is its high thermal stability. As an example, although silicon vaporizes at temperatures of approximately 1400° C., silicon carbide remains stable at temperatures approaching 2800° C. Fundamentally, this means that silicon carbide can exist as a solid at extremely high temperatures at which silicon--and silicon based electronic devices--would not only be useless, but completely destroyed.
Second, silicon carbide has a relatively wide band gap, i.e. the energy difference between its valence and conduction bands, of approximately 2.2 electron volts (eV) (beta) or 2.86 C (6H - alpha). This is a rather large gap in comparison to that of silicon (1.1 eV) and means that electrons will have less tendency to move from the valence band to the conduction band solely on the basis of thermal excitation. In practical terms, this allows for silicon carbide-based devices to operate at higher temperatures than equivalent silicon-based devices.
Additionally, silicon carbide has a high thermal conductivity, a low dielectric constant, a high breakdown electric field, and a high saturated electron drift velocity, meaning that at high electric field levels devices made from it can perform at higher speeds than devices made from any of the other conventional semiconductor materials.
Because of all these inherent characteristics, silicon carbide has been a principal and perennial candidate material for application at high temperature, high power, and high speed requirements.
In order to produce a useful electronic device from a semiconductor such as silicon carbide, however, the semiconductor must have some capability for allowing the flow of conducting species from place to place. The two most common species for carrying charge are electrons and holes. Electrons are one of the fundamental subatomic particles carrying negative charge, while "holes" represent an energy level position within an atom where an electron could be placed, but form some reason is temporarily or permanently absent. Because holes are left behind when electrons move, holes can also be thought of as moving from place to place and as carrying positive charge.
In silicon carbide, both the silicon atoms and the carbon atoms have identical valence (or "outer shell") electron populations: i.e., four valence electrons. Other than crystal lattice defects and ordinary thermal population of different energy levels by the electrons, there is no encouragement for electrons or corresponding holes to move from atom to atom, and thereby carry a flow of current. If, however, an appropriate number of slightly different atoms can be added to the crystal, for example aluminum (Al), phosphorous (P), or nitrogen (N), a more conductive material will result. The greater conductivity results because atoms such as nitrogen have five valence electrons, while those such as aluminum have only three. Thus, the presence of some nitrogen atoms in a silicon carbide crystal provides a number of extra electrons which would not be present in a purer silicon carbide crystal. These extra electrons can be encouraged to move from the nitrogen atoms to empty electron positions in the silicon or carbon atoms, resulting in a flow of current. In a similar but opposite manner, the presence of atoms such as aluminum which have only three valence electrons provides available electron positions into which other electrons can move from the silicon or carbon atoms, and thereby carry current.
In terms familiar to the semiconductor industry, such added atoms are referred to as "dopants," and the process of introducing them into semiconductor materials is known as "doping." By doping a semiconductor material such as silicon carbide with either atoms with more valence electrons (n-type doping) or fewer valence electrons, (p-type doping); a semiconductor material can result which has certain specific electrical characteristics, and through which current can be made to flow under particular controlled conditions. Such materials can be fabricated into devices of many types, common examples of which are diodes, capacitors, junction transistors, and field effect transistors, all of which in turn can be built up into circuits and more complicated devices.
Accordingly, in order to produce useful semiconductor electronic devices, at least three basic requirements must be met: first, an appropriate semiconductor material must by available, often in the form of a single crystal or a monocrystalline thin film; second, the ability must exist to dope the semiconductor material in the desired manner; and third, proper techniques must be developed for forming devices from the doped materials.
Accordingly, much interest, research, publication activity, and indeed patent literature, has been directed at producing silicon carbide, doping its, and manufacturing devices from it. In spite of this high level of attention, commercial devices formed from silicon carbide have to date failed to move beyond the literature or the research lab into the commercial marketplace.
Two main categories of failure exist: a lack of any reproducible and precise methods for forming the necessary single crystals of silicon carbide essential for device manufacture; and the lack of successful doping techniques which to date have failed to result in doped monocrystalline silicon carbide having high enough purities, low enough defect levels, and sufficient electrical activation of the dopant species to form any commercially useful devices.
Recently, however, techniques have been developed for successfully growing monocrystalline silicon carbide of high purity and low defect level in each of the two most common forms of silicon carbide, the cubic or beta structure and the hexagonal 6H alpha structure. These developments are the subject of co-pending patent applications assigned to the assignee of the present invention, specifically "Growth of Beta-SiC Thin Films and Semiconductor Devices Fabricated Thereon," Ser. No. 07/113,921, filed Oct. 26, 1987, now U.S. Pat. No. 4,912,063, and "Homoepitaxial Growth of Alpha-SiC Thin Films and Semiconductor Devices Fabricated Thereon," Ser. No. 07/113,573, filed Oct. 26, 1987, now U.S. Pat. No. 4,912,064.
From the doping standpoint, a number of methods exist for introducing an appropriate dopant into a semiconductor substrate. These include diffusion, chemical vapor deposition, and ion implantation. In ion implantation, ions of the dopant atoms are formed by any appropriate method, for example by application of a strong enough field to strip one or more electrons from each dopant atom. The ions are then accelerated, typically through a mass spectrometer to further separate and accelerate the desired dopant atoms, and finally directed into a target material (usually a single crystal or monocrystalline thin film) at energies typically between about 50 and about 300 kilo electron volts (KeV). On an atomic level, this results in severe collisions between the accelerated ions and the atoms of the target crystal. This initially can result in two problems. First, the dopant ions may not be in positions at which electrons and holes can be transferred, i.e. they are not yet "electrically activated." Secondly, a great deal of damage to the target crystal results, and in particular, atoms in the crystal lattice are dislodged from their proper positions to a greater or lesser extend. As is known to those familiar with semiconductor crystallography, such damaged crystals often do not have the electrical properties required for useful semiconductor devices. Accordingly, various attempts and techniques have been developed for dealing with the damage done during implantation.
A first technique is to heat or anneal the doped substrate material following implantation. This heating step, when followed by an appropriate rate of cooling, should theoretically encourage the atoms in the crystal lattice, most of which are atoms of the semiconductor, to recrystallize in an orderly fashion, thus repairing the damage to the semiconductor crystal lattice and allowing the dopant atoms to position themselves for electrical activation. Nevertheless, crystal defects such as dislocations, stacking faults, twins, other defects or combinations of the same, tend to remain following such annealing.
Other researchers have attempted to raise the temperature of the target during implantation, an example of which is U.S. Pat. No. 3,293,084 to McCaldin (Dec. 20, 1966), which discusses ion implantation of silicon, germanium or silicon and germanium alloys with sodium, potassium, rubidium, or cesium as the doping atom. In 1966, however, analytical tools such as transmission electron microscopy (TEM) and deep level transient spectroscopy (DLTS) were unavailable and the residual defects formed under these conditions remained undiscovered.
Accordingly, the more recent development of these analytical tools has demonstrated that ion implantation in silicon conducted at high temperatures results in lattice defects. As presently understood, when silicon is ion implanted at high temperatures, sufficient energy is imparted to the lattice by the incoming ions to cause individual point defects to arrange themselves in a lower energy configuration. These configurations include planar (stacking faults) and line (disclosure or loops) defects, with line defects forming somewhat more often. These defects are, of course, detrimental to the operation of any resulting device formed from that material.
Accordingly, in recent years, emphasis has shifted to ion implantation which is conducted when the target is at a rather low temperature, specifically temperatures on the order of the boiling point of liquid nitrogen (77° K., -196° C.). Under such circumstances, the implantation bombardment of ions creates a totally amorphous region in the target crystal, i.e. one in which no specific crystal structure is present. Performing annealing following the low temperature implantation encourages the implanted region--i.e. the layer represented by the depth to which the bombarding ions have penetrated--to recrystallize into a layer which resembles an epitaxial growth portion, giving this technique the name "solid-phase-epitaxy." Under these conditions, the majority of the defects formed by the initial bombardment remain at the boundary between the recrystallized layer and the layer which was too deep in the crystal to be affected by the bombardment.
Such low temperature implantation followed by annealing represents today's best technology for producing doped silicon materials for electrical devices. Indeed, the quality and performance of electrical devices formed from any given semiconductor material is one of the best indications of the quality of the original material and of the doping technique used to give it its desired properties.
Accordingly, in attempting to find a suitable ion implantation technique for adding dopants to silicon carbide, researchers have attempted to reproduce those techniques found successful with silicon alone. For example, Tohi et al., U.S. Pat. Nos. 3,629,011 and 3,829,333, discuss techniques for implanting ions in silicon carbide at room or "ordinary" temperatures or at relatively low temperatures following which the bombarded silicon carbide is annealed at high temperatures (up to 1600° C.). To date, however, this has proved unsuccessful in producing any device quality doped silicon carbide crystals. In an attempt similar to those described by Tohi, Edmond et al. found that implanting dopants into silicon carbide at liquid nitrogen temperatures indeed produced amorphous layers, but annealing resulted in polycrystalline forms of silicon carbide or defective single crystals or silicon carbide, neither of which were suitable for manufacturing electrical devices, J. A. Edmond, S. P. Withrow, H. S. Kong and R. F. Davis, Beam Solid Interactions and Phase Transformations, edited by H. Kurz, G. L. Olson and J. M. Poate (Materials Research Society, Pittsburgh, 1986), p. 395.
Other attempts have likewise been made to implant silicon carbide at ordinary or "room" temperatures. At room temperatures (approximately 293° K. to 298° K.), no technique which produces consistent results has been developed. Some crystals tend to remain crystalline, while others become amorphous in a manner similar to that which occurs that upon low temperature implantation. The layers which remain crystalline during bombardment tend to recover properly upon annealing, but certain problems in the technique remain. At certain dosages of the dopants (dosage control being a requirement for imparting desired electrical properties to the target material), the crystal structure became amorphous. Furthermore, successful annealing has to be conducted at temperatures of approximately 1800° C. These temperatures are wall above the vaporization point of the silicon substrates upon which silicon carbide was always deposited prior to the concurrent inventions discussed earlier which produce silicon carbide upon silicon carbide.
Accordingly, there are no known successful techniques in the art for producing device quality, single crystal, electrically activated doped silicon carbide semiconductive materials using conventional ion implantation techniques.
It is therefore an object of the present invention to provide a method of producing either n or p-doped regions in silicon carbide suitable for semiconductor electrical devices.
It is another object of the invention to produce appropriately doped monocrystalline silicon carbide in a manner which prevents amorphization of the silicon carbide crystal during the doping technique while appropriately electrically activating the dopant introduced.
It is a further object of the invention to provide a method for producing doped monocrystalline silicon carbide by ion beam implantation.
It is another object of the invention to provide a method for producing a doped silicon carbide by ion beam implantation conducted at temperatures high enough to prevent amorphization of the silicon carbide followed by removal of the highly conductive near surface layer typically formed from ion implantation, and by electrical activation of the dopant atoms introduced by the ion beam.
It is a further object of the invention to produce electrical devices of useful commercial quality using doped portions of silicon carbide formed according to the ion implantation techniques of the present invention.
SUMMARY OF THE INVENTION
The present invention comprises a method of producing a doped region of silicon carbide suitable for semiconductor electrical devices operable at high temperatures. The method comprises directing an ion beam of dopant ions onto a substrate of silicon carbide in which the silicon carbide is maintained at a temperature high enough to prevent amorphization of, and minimize damage to, the silicon carbide crystal lattice during the ion bombardment. The highly conductive near surface layer which results from the bombardment is removed from the silicon carbide and the silicon carbide is annealed to electrically activate the dopant introduced by the ion beam.
DESCRIPTION OF THE DRAWINGS
The foregoing and other objects, advantages and features of the invention, and the manner in which the same are accomplished will become more readily apparent upon consideration of the following detailed description of the invention taken in conjunction with the accompanying drawings, which illustrate preferred and exemplary embodiments, and wherein:
FIG. 1 is the Rutherford Backscattering spectrum for gallium implanted into silicon carbide according to the present invention;
FIG. 2 is the corresponding spectrum for aluminum; and
FIG. 3 is the corresponding spectrum for nitrogen.
DETAILED DESCRIPTION
In an initial embodiment of the present invention, ions of aluminum, gallium and nitrogen were implanted into beta silicon carbide thin films while those films were maintained at temperatures of 623° K., and 1023° K. (350° C., 550° C. and 750° C., respectively). These thin films can be produced as described in the aforementioned co-pending applications Ser. Nos. 07/113,921 and 07/113,573, "Growth of Beta-SiC Thin Films and Semiconductor Devices Fabricated Thereon," and "Homoepitaxial Growth of Alpha-SiC Thin Films and Semiconductor Devices Fabricated Thereon," respectively. The resulting doped crystals were analyzed using Rutherford Backscattering (RBS)/ion channeling techniques. These demonstrated that implantation of any of the above species at 623° K. resulted in only slight crystal lattice damage. In comparison, ion implantation conducted at the same dopant dosage and energy levels at room temperature resulted in either extensive lattice damage or, in the case of gallium, amorphization. When samples implanted at 1023° K. were analyzed, lattice damage was almost non-existent.
These beneficial effects of higher temperature implantation do not, however, by themselves necessarily result in the complete electrical activation of the implanted dopant. Therefore, in order to optimize electrical activation, samples according to the present invention were annealed at about 1473° K. (1200° C.) for up to 30 minutes following implantation. Differential capacitance-voltage, spreading resistance, and sheet resistance technique demonstrated that activation of both p-type and n-type species (aluminum and nitrogen) had all been successfully accomplished. The maximum percentage of activated and room temperature ionized dopants were 0.5 percent and 60 percent for aluminum and nitrogen, respectively. This corresponds to activation levels of approximately 40 percent and 95 percent, respectively, based upon normal carrier concentration calculations using the respective ionization energies at room temperature.
In one embodiment of the invention, each sample of beta silicon carbide was mechanically polished, chemically oxidized, and then etched in hydrofluoric acid (HF) to produce a clean, undamaged and smooth surface prior to bombardment. Initial electrical measurements using differential capacitance-voltage measurements were also made before implanting for base line comparative reference purposes. The ion implantation was again conducted primarily at the three temperatures of 623° K., 823° K., and 1023° K. Some generally insignificant deviation from these temperatures occurred as the result of temperature variations in the sample holder.
In practice, the ion beam was generated using a hot filament source and was directed towards the beta silicon carbide thin film using an offset angle of 7° from the sample surface normal in order to reduce channeling effects. Table I summarizes the implantation conditions utilized for this work, in which N equals the electron density, p equals the hole density, both expressed in exponential notation (e.g., 3E16 represents 3×1016 carriers per cubic centimeter) as carriers per cubic centimeter ([n or p]/cm3) and the implant dosage is expressed as atoms per square centimeter (atoms/cm2), also in exponential notation.
                                  TABLE I                                 
__________________________________________________________________________
Conditions and results of high temperature                                
implantation of Al and N in Beta-SiC                                      
                Implant                                                   
Sample                                                                    
    Starting                                                              
          Implant                                                         
                Energy                                                    
                     Implant                                              
                           Implant                                        
                                 Final                                    
No. n or p                                                                
          Species                                                         
                (keV)                                                     
                     Dose  Temp. (K)                                      
                                 n or p                                   
__________________________________________________________________________
1.  n = 3E16                                                              
          Al.sup.+                                                        
                130  3.9E14                                               
                           1023  p = 1E16                                 
2.  n = 2E16                                                              
          Al.sup.+                                                        
                185  1.8E14                                               
                           1023  p = 4E16                                 
3.  n = 3E16                                                              
          Al.sup.+                                                        
                160  2.3E14                                               
                           1023  p = 1E16                                 
4.  n = 4E16                                                              
          Al.sup.+                                                        
                100  4.8E14                                               
                           1023  p = 4E16                                 
5.  n = 2E16                                                              
          Al.sup.+                                                        
                185  6.3E14                                               
                            623  p = 5E15                                 
6.  n = 2E16                                                              
          Al.sup.+                                                        
                185  6.3E14                                               
                            823  p = 1E16                                 
7.  n = 2E16                                                              
          Al.sup.+                                                        
                185  6.3E14                                               
                           1023  p = 1E16                                 
8.  n = 2E16                                                              
          Al.sup.+                                                        
                185  1.3E15                                               
                           1023  p = 6E16                                 
9.  n = 2E16                                                              
          Al.sup.+,Al.sup.++                                              
                150,300                                                   
                     4.3,6.8E14                                           
                           1053  p = 5E15                                 
10. n = 2E16                                                              
          Al.sup.+                                                        
                300  6.8E14                                               
                           1023  p = 5E16                                 
11. p = 9E17                                                              
          N.sup.+                                                         
                 90,180                                                   
                     1.1,1.7E14                                           
                            973  n = 2E18                                 
12. p = 4E17                                                              
          N.sup.+,N.sup.++                                                
                180,360                                                   
                     1.7,2.2E14                                           
                            993  n = 4E18                                 
13. p = 2E17                                                              
          N.sup.+                                                         
                 90,180                                                   
                     0.9,1.3E14                                           
                            623  n = 1E18                                 
14. p = 1E17                                                              
          N.sup.+                                                         
                 90,180                                                   
                     0.9,1.3E14                                           
                            823  n = 3E18                                 
15. p = 2E16                                                              
          N.sup.+                                                         
                 90,180                                                   
                     0.9,1.3E14                                           
                           1023  n = 3E18                                 
__________________________________________________________________________
As set forth earlier herein, in order to structurally characterize the residual lattice damage caused by the implantation at the higher temperatures, Rutherford Backscattering (RBS)/ion channeling techniques were used. The backscattering analyses were producing using 2.0 MeV helium ions incident along the [110] axial direction. These tests were performed for samples implanted with each species at room temperature (298° K., 25° C.) as well as the three elevated temperatures. Differential capacitance-voltage, spreading resistance and sheet resistance measurements were made in order to electrically characterize the layers. Initial measurements indicated that highly conductive surface layers existed in the samples, leading to an undesirable excess leakage current. Although applicants do not wish to be bound by any particular theory, it appears that the conductive surface layer may represent a silicon-rich surface layer which results as the bombardment forces carbon away from the surface and into the crystal.
Accordingly, the invention further comprises removing this highly conductive near surface layer from the silicon carbide which results from this effect of the directed ion beam. In a preferred embodiment of the invention, the step of removing the highly conductive near surface layer comprises oxidizing the highly conductive near surface layer and then removing the thus oxidized near surface layer. Further to the preferred embodiment, the step of oxidizing the near surface layer comprises heating the silicon carbide in the presence of oxygen at a temperature and for a time period sufficient to substantially oxidize all of the highly conductive near surface layer, with temperature ranges of 1000° to 1500° C. being desirable and a temperature of about 1200° C. most preferred. A typical time period was 30 minutes. This removal step generally removed no more than approximately 500 angstroms of material from the surface.
In another embodiment, the highly conductive near surface layer can be removed using various dry or wet etching techniques. Typical dry etching techniques include reactive ion etching, reactive ion beam etching, and plasma etching. Typical wet etching techniques include molten salt etching techniques using a variety of salt combinations.
Finally, in order to successfully complete the electrical activation of the dopant species, the silicon carbide is further annealed. In preferred embodiments of the invention, the step of annealing the silicon carbide comprises heating the silicon carbide at a temperature of between about 1000° Centigrade and about 1500° Centigrade, with a temperature of approximately 1200° Centigrade most preferred. In the most preferred embodiment of the invention, the oxidizing removal of the highly conductive near surface layer is conducted by heating the sample in the presence of dry oxygen, following which the oxygen is replaced by argon while heating at the same temperature and for the same time period continues. In yet another embodiment, the removal of the highly conductive near surface layer and the annealing to electrically activate the dopant can be combined into a single step in which the bombarded silicon carbide is heated in the presence of oxygen for a time and temperature sufficient to both remove the highly conductive near surface layer and to electrically activate the dopant introduced by the ion beam.
FIGS. 1, 2 and 3 represent the RBS spectra for gallium, aluminum, and nitrogen implanted silicon carbide respectively. The spectra illustrate the damage accumulation as a function of implant temperature. It will be seen in each case that damage decreased with increasing implant temperature, with the spectra obtained from the 1023° K. implants being nearly coincidental with that of the virgin aligned undoped beta silicon carbide. This extremely low damage level was also demonstrated when the silicon carbide was implanted with aluminum or nitrogen at 823° K.; however, gallium, with a much larger atomic weight, tended to require the 1023° K. implantation temperature in order to minimize induced residual damage. The electrical properties for each implanted sample are also listed in Table I. These demonstrate that increasing the implant temperatures from 623° K. to 823° K. increases dopant activation, but implanting at 1023° K. does not cause a corresponding additional increase in this parameter.
In order to further study the implantation of nitrogen (N) in beta silicon carbide at elevated temperatures, p-type substrates were initially utilized. In every case, an n-type conducting layer resulted from the introduction of nitrogen. The percentage of ionized activated dopant ranged from about 20 percent for the 623° K. implant to about 60 percent for the 823° K. or greater implant. As was the case in the study of aluminum, maximum activation was achieved at the 823° K. implant.
Accordingly, the invention demonstrates three major advantages: residual damage to the crystal lattice is greatly reduced: improved activation of the dopants is achieved at much lower annealing temperatures (1200° C. versus 1800° C.); and the above processes can take place at temperatures at which silicon remains stable such that silicon substrates can be used in all of these processes where desirable or necessary.
The success provided by the present invention in producing doped regions with very few residual defects in single crystal silicon carbide films has been demonstrated by a corresponding success in producing electronic devices of commercial-level performance and quality using silicon carbide implanted according to the present invention.
EXAMPLE 1 MOSFET
A metal oxide semiconductor field effect transistor (MOSFET) was fabricated in 1.2 micron thick n-type layers on approximately 0.5 micron thick p-type beta silicon thin film crystals grown by chemical vapor deposition on 6H alpha silicon carbide crystals. The thin film was grown as described in the concurrently pending applications set forth earlier. The dopant for the p-type portion was aluminum which diffused from a heavily aluminum doped 6H alpha silicon carbide substrates.
The thin films were polished, oxidized to remove the polishing damage, and etched in hydrofluoric acid (HF) to remove the remaining oxide film. The gate oxide was then grown and cleaned. A 500 micron thick film of polysilicon was applied to the oxide via low pressure CVD, doped, and then patterned to form the gate contacts. The N type source and drain areas were then formed by the high temperature ion implantation of nitrogen through the oxide, according to the present invention. Windows for the source and drain were formed and tantalum silicide (TaSi2) was then applied and patterned and annealed.
MOSFETs formed in this manner showed very stable drain current saturation out to a drain source voltage of 25 volts. The drain characteristics of this device were also determined at 673° K. and at every 50° K. interval to a maximum of 923° K. Satisfactory operation of all of these transistors was observed up to 923° K. Stable saturation and channel cut-off were achieved throughout this temperature range at drain-source voltages exceeding 25 volts. Transconductance increased with temperature to 573° K., and decreased with temperature after 673° K.
EXAMPLE 2 P-N Junction Diode
Standard semiconductor diodes were fabricated in single crystal silicon carbide using the high temperature ion implantation of the present invention. Two device configurations were developed, planar and mesa. The diodes had the following characteristics: rectification was observed with leakage currents ranging from 5 microamps (uA) to 50 uA at 300K and 673K, respectively, at a reverse bias of 5 V. Forward bias current-voltage characteristics revealed the presence of space-charge-limited current flow, consistent with the characteristics of wide bandgap semiconductors such as silicon carbide.
In the drawings and specification, particular examples and embodiments have been described. It will be understood, however, that these have been set forth as examples, rather than limitations, the scope of the invention being defined by the claims.

Claims (24)

That which is claimed is:
1. A method of producing an n or p-doped region of silicon carbide suitable for semiconductor electrical devices, the method comprising:
directing an ion implantation beam of dopant ions onto a monocrystalline silicon carbide substrate in which the silicon carbide is maintained at a temperature high enough to substantially prevent damage to the silicon carbide crystal lattice and to position implanted dopant ions from the ion beam in the near vicinity of substitutional lattice sites in the monocrystalline silicon carbide substrate;
removing the highly conductive near surface layer from the monocrystalline silicon carbide substrate which layer results from the directed ion beams independently of the effects of maintaining the substrate at the high temperature of implantation or of the temperature of any subsequent heating and the
heating the monocrystalline silicon carbide substrate to a temperature higher than the temperature at which the substrate is maintained during implantation while low enough to prevent silicon atoms from evaporating from the substrate in any substantial amounts, and which heating supplies sufficient kinetic energy to the implanted dopant ions to encourage the implanted dopant ions to move to and occupy substitutional lattice sites thereby electrically activating the implanted dopant ions.
2. A method according to claim further comprising annealing the silicon carbide to electrically activate the dopant introduced by the ion beam.
3. A method according to claim 2 wherein the step of annealing the silicon carbide follows the step of removing the highly conductive near surface layer.
4. A method according to claim 1 wherein the step of maintaining the silicon carbide at a temperature high enough to substantially prevent damage to the silicon carbide crystal lattice comprises maintaining the silicon carbide at a temperature of 823K or greater.
5. A method according to claim 1 wherein the step of maintaining the silicon carbide at a temperature high enough to substantially prevent damage to the silicon carbide crystal lattice comprises maintaining the silicon carbide at a temperature of 1023K. or greater.
6. A method according to claim 1 wherein the step of removing the highly conductive near surface layer comprises dry etching.
7. A method according to claim 1 wherein the step of removing the highly conductive near surface layer comprises wet etching.
8. A method according to claim 1 wherein the step of removing the highly conductive near surface layer comprises removing not more than approximately 500 angstroms of material from the silicon carbide substrate.
9. A method according to claim 1 wherein the step of removing the highly conductive near surface layer near surface layer comprises heating the silicon carbide in the presence of oxygen at a temperature and for a time period sufficient to substantially oxidize all of the highly conductive near surface layer.
10. A method according to claim 9 wherein the step of heating the silicon carbide in the presence of oxygen comprises heating the silicon carbide at a temperature of between about 1000° and 1500° centigrade.
11. A method according to claim 9 wherein the step of heating the silicon carbide in the presence of oxygen comprises heating the silicon carbide to a temperature of about 1200° centigrade.
12. A method according to claim 2 wherein the step of annealing the silicon carbide comprises heating the silicon carbide at a temperature and for a time period sufficient to substantially oxidize all of the highly conductive near surface layer.
13. A method according to claim 12 wherein the step of heating the silicon carbide comprises heating the silicon carbide to a temperature of between about 1000° and 1500° centigrade.
14. A method according to claim 12 wherein the step of heating the silicon carbide comprises heating the silicon carbide to a temperature of about 1200° centigrade.
15. A method according to claim 1 wherein the step of directing an ion beam of dopant ions comprises directing an ion beam of aluminum ions.
16. A method according to claim 1 wherein the step of directing an ion beam of dopant ions comprises directing an ion beam of nitrogen ions.
17. A method according to claim 1 wherein the step of directing an ion beam of dopant ions comprises directing an ion beam of gallium ions.
18. A method of producing an n or p-doped region of silicon carbide suitable for semiconductor electrical devices, the method comprising:
directing an ion beam of dopant ions onto a substrate of silicon carbide in which the silicon carbide is maintained at a temperature high enough to substantially prevent damage to the silicon carbide crystal lattice and to position implanted dopant ions from the ion beam in the near vicinity of substitutional lattice sites in the monocrystalline silicon carbide substrate;
heating the silicon carbide in the presence of oxygen at a temperature of between about 1000° and about 1500° centigrade for a time period sufficient to substantially oxidize all of the highly conductive near surface layer which results from the directed ion beams; and
thereafter heating the silicon carbide in the presence of a noble gas at a temperature of between about 1000° and about 1500° centigrade which supplies sufficient kinetic energy to the implanted dopant ions to encourage the implanted dopant ions to move to and occupy substitutional lattice sites thereby electrically activating the implanted dopant ions.
19. A method according to claim 18 wherein the step of heating the silicon carbide in the presence of oxygen comprises heating the silicon carbide at a temperature of about 1200° centigrade.
20. A method according to claim 18 wherein the step of heating the silicon carbide in the presence of a noble gas comprises heating the silicon carbide in the presence of argon at a temperature of about 1200° centigrade.
21. A method of producing an n or p-doped region of silicon carbide suitable for semiconductor electrical devices, the method comprising:
directing an ion beam of dopant ions onto a substrate of silicon carbide in which the silicon carbide is maintained at a temperature high enough to substantially prevent damage to the silicon carbide crystal lattice and to position implanted dopant ions from the ion beam in the near vicinity of substitutional lattice sites in the monocrystalline silicon carbide substrate;
removing the highly conductive near surface layer which results from the directed ion beam from the silicon carbide by heating the silicon carbide in the presence of oxygen at a temperature of between about 1000° and about 1500° centigrade for a time period sufficient to substantially oxidize all of the highly conductive near surface layer; and
introducing a noble gas to substantially displace all of the oxygen in the system while continuing to heat the silicon carbide at a temperature of between about 1000° and 1500° centigrade which supplies sufficient kinetic energy to the implanted dopant ions to encourage the implanted dopant ions to move to and occupy substitutional lattice sites thereby electrically activating the implanted dopant ions following the displacement of oxygen by the introduced noble gas.
22. A method according to claim 21 wherein the step of heating the silicon carbide in the presence of oxygen comprises heating the silicon carbide at a temperature of about 1473K.
23. A method according to claim 21 wherein the step of introducing a noble gas while continuing to heat the silicon carbide comprises heating the silicon carbide at a temperature of about 1200° C.
24. A method according to claim 21 wherein the step of directing an ion beam of dopant ions comprises directing an ion beam consisting of ions selected from the group aluminum, nitrogen or gallium.
US07/356,333 1987-10-26 1989-05-24 Implantation and electrical activation of dopants into monocrystalline silicon carbide Expired - Lifetime US5087576A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US07/356,333 US5087576A (en) 1987-10-26 1989-05-24 Implantation and electrical activation of dopants into monocrystalline silicon carbide

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11356187A 1987-10-26 1987-10-26
US07/356,333 US5087576A (en) 1987-10-26 1989-05-24 Implantation and electrical activation of dopants into monocrystalline silicon carbide

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11356187A Continuation 1987-10-26 1987-10-26

Publications (1)

Publication Number Publication Date
US5087576A true US5087576A (en) 1992-02-11

Family

ID=26811180

Family Applications (1)

Application Number Title Priority Date Filing Date
US07/356,333 Expired - Lifetime US5087576A (en) 1987-10-26 1989-05-24 Implantation and electrical activation of dopants into monocrystalline silicon carbide

Country Status (1)

Country Link
US (1) US5087576A (en)

Cited By (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5270244A (en) * 1993-01-25 1993-12-14 North Carolina State University At Raleigh Method for forming an oxide-filled trench in silicon carbide
WO1994006153A1 (en) * 1992-09-10 1994-03-17 Cree Research, Inc. Ohmic contact structure between platinum and silicon carbide
US5318915A (en) * 1993-01-25 1994-06-07 North Carolina State University At Raleigh Method for forming a p-n junction in silicon carbide
US5326992A (en) * 1992-07-29 1994-07-05 The United States Of America As Represented By The Secretary Of The Navy Silicon carbide and SiCAlN heterojunction bipolar transistor structures
US5338945A (en) * 1993-01-25 1994-08-16 North Carolina State University At Raleigh Silicon carbide field effect transistor
US5384270A (en) * 1992-11-12 1995-01-24 Fuji Electric Co., Ltd. Method of producing silicon carbide MOSFET
DE4326754A1 (en) * 1993-08-11 1995-02-16 Daimler Benz Ag Semiconductor photodetector
US5436174A (en) * 1993-01-25 1995-07-25 North Carolina State University Method of forming trenches in monocrystalline silicon carbide
DE4406769A1 (en) * 1994-03-02 1995-09-14 Daimler Benz Ag Process for contacting silicon carbide
US5459107A (en) * 1992-06-05 1995-10-17 Cree Research, Inc. Method of obtaining high quality silicon dioxide passivation on silicon carbide and resulting passivated structures
US5510632A (en) * 1993-04-19 1996-04-23 General Electric Company Silicon carbide junction field effect transistor device for high temperature applications
US5543637A (en) * 1994-11-14 1996-08-06 North Carolina State University Silicon carbide semiconductor devices having buried silicon carbide conduction barrier layers therein
US5565690A (en) * 1995-02-02 1996-10-15 Motorola, Inc. Method for doping strained heterojunction semiconductor devices and structure
EP0750058A2 (en) * 1995-06-23 1996-12-27 De Beers Industrial Diamond Division (Proprietary) Limited Doping of crystalline substrates
US5604135A (en) * 1994-08-12 1997-02-18 Cree Research, Inc. Method of forming green light emitting diode in silicon carbide
US5612260A (en) * 1992-06-05 1997-03-18 Cree Research, Inc. Method of obtaining high quality silicon dioxide passivation on silicon carbide and resulting passivated structures
US5650638A (en) * 1995-01-03 1997-07-22 Abb Research Ltd. Semiconductor device having a passivation layer
US5686737A (en) * 1994-09-16 1997-11-11 Cree Research, Inc. Self-aligned field-effect transistor for high frequency applications
DE19633184A1 (en) * 1996-08-17 1998-02-19 Daimler Benz Ag Semiconductor component with foreign atoms introduced by ion implantation and a method for its production
DE19633183A1 (en) * 1996-08-17 1998-02-19 Daimler Benz Ag Semiconductor component with foreign atoms introduced by ion implantation and method for its production
US5724062A (en) * 1992-08-05 1998-03-03 Cree Research, Inc. High resolution, high brightness light emitting diode display and method and producing the same
WO1998049731A1 (en) * 1997-04-30 1998-11-05 Cree Research, Inc. Silicon carbide field conrolled bipolar switch
US5851908A (en) * 1995-04-10 1998-12-22 Abb Research Ltd. Method for introduction of an impurity dopant in SiC, a semiconductor device formed by the method and a use of highly doped amorphous layer as a source for dopant diffusion into SiC
US5856231A (en) * 1993-07-31 1999-01-05 Daimler-Benz Aktiengesellschaft Process for producing high-resistance silicon carbide
US5956603A (en) * 1998-08-27 1999-09-21 Ultratech Stepper, Inc. Gas immersion laser annealing method suitable for use in the fabrication of reduced-dimension integrated circuits
US5969378A (en) * 1997-06-12 1999-10-19 Cree Research, Inc. Latch-up free power UMOS-bipolar transistor
US6121633A (en) * 1997-06-12 2000-09-19 Cree Research, Inc. Latch-up free power MOS-bipolar transistor
US6281521B1 (en) 1998-07-09 2001-08-28 Cree Research Inc. Silicon carbide horizontal channel buffered gate semiconductor devices
US6294444B1 (en) * 1998-07-21 2001-09-25 Fuji Electric Co., Ltd. Method for manufacturing silicon carbide semiconductor device
US20010046757A1 (en) * 2000-05-23 2001-11-29 Kunimasa Takahashi Method for fabricating semiconductor device
US6344663B1 (en) * 1992-06-05 2002-02-05 Cree, Inc. Silicon carbide CMOS devices
US6407014B1 (en) * 1999-12-16 2002-06-18 Philips Electronics North America Corporation Method achieving higher inversion layer mobility in novel silicon carbide semiconductor devices
US6406983B1 (en) * 1997-09-30 2002-06-18 Infineon Technologies Ag Process for the thermal annealing of implantation-doped silicon carbide semiconductors
US6504184B2 (en) 1999-12-16 2003-01-07 Koninklijke Philips Electronics N.V. Superior silicon carbide integrated circuits and method of fabricating
US20040159843A1 (en) * 2003-02-14 2004-08-19 Edmond John Adam Inverted light emitting diode on conductive substrate
US20040159842A1 (en) * 2003-02-13 2004-08-19 Edmond John Adam Group III nitride LED with silicon carbide cladding layer
US20040159851A1 (en) * 2003-02-13 2004-08-19 Edmond John Adam Group III nitride contact structures for light emitting devices
US6787816B1 (en) * 2000-09-01 2004-09-07 Rensselaer Polytechnic Institute Thyristor having one or more doped layers
US20040195562A1 (en) * 2002-11-25 2004-10-07 Apa Optics, Inc. Super lattice modification of overlying transistor
US20050217510A1 (en) * 2004-03-30 2005-10-06 Cnh America Llc Cotton module program control using yield monitor signal
WO2006034970A1 (en) * 2004-09-29 2006-04-06 Siced Electronics Development Gmbh & Co. Kg Semiconductor assembly comprising a tunnel contact and method for producing said assembly
DE4208172B4 (en) * 1991-03-15 2006-05-11 Cree, Inc. Highly sensitive photodiode for detection of UV radiation
US20060226482A1 (en) * 2005-03-30 2006-10-12 Suvorov Alexander V Methods of fabricating silicon nitride regions in silicon carbide and resulting structures
US20090269908A1 (en) * 2008-04-23 2009-10-29 Toyota Jidosha Kabushiki Kaisha Manufacturing method of a semiconductor device
US20100181500A1 (en) * 2009-01-16 2010-07-22 Taiwan Semiconductor Manufacturing Co., Ltd. Method and system for low temperature ion implantation
US20130017674A1 (en) * 2011-07-13 2013-01-17 Toshiba America Electronic Components, Inc. Cryogenic silicon ion-implantation and recrystallization annealing
US20200006528A1 (en) * 2018-06-28 2020-01-02 International Business Machines Corporation Vertical transistors having improved control of top source or drain junctions
CN113178414A (en) * 2021-03-10 2021-07-27 中国科学院微电子研究所 Forming method of silicon carbide ohmic contact structure and preparation method of MOS transistor
EP3859767A1 (en) 2020-02-03 2021-08-04 ABB Power Grids Switzerland AG Method for forming an ohmic contact to p-type silicon carbide

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4945394A (en) * 1987-10-26 1990-07-31 North Carolina State University Bipolar junction transistor on silicon carbide

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4945394A (en) * 1987-10-26 1990-07-31 North Carolina State University Bipolar junction transistor on silicon carbide

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
"Ion Implantation Effects in Silicon Carbide", Excerpt from Oak Ridge National Laboratory (ORNL) Report 6128, Mar. 1986.
Edmond et al., "High Temperature Implantation of Single Crystal Beta Silicon Carbide Thin Films", Super Lattices and Thin Films Symp., Boston, Dec. 1-6, 1986.
Edmond et al., High Temperature Implantation of Single Crystal Beta Silicon Carbide Thin Films , Super Lattices and Thin Films Symp., Boston, Dec. 1 6, 1986. *
Ion Implantation Effects in Silicon Carbide , Excerpt from Oak Ridge National Laboratory (ORNL) Report 6128, Mar. 1986. *

Cited By (79)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4208172B4 (en) * 1991-03-15 2006-05-11 Cree, Inc. Highly sensitive photodiode for detection of UV radiation
US6344663B1 (en) * 1992-06-05 2002-02-05 Cree, Inc. Silicon carbide CMOS devices
US5459107A (en) * 1992-06-05 1995-10-17 Cree Research, Inc. Method of obtaining high quality silicon dioxide passivation on silicon carbide and resulting passivated structures
US5612260A (en) * 1992-06-05 1997-03-18 Cree Research, Inc. Method of obtaining high quality silicon dioxide passivation on silicon carbide and resulting passivated structures
US5776837A (en) * 1992-06-05 1998-07-07 Cree Research, Inc. Method of obtaining high quality silicon dioxide passivation on silicon carbide and resulting passivated structures
US5629531A (en) * 1992-06-05 1997-05-13 Cree Research, Inc. Method of obtaining high quality silicon dioxide passivation on silicon carbide and resulting passivated structures
US5326992A (en) * 1992-07-29 1994-07-05 The United States Of America As Represented By The Secretary Of The Navy Silicon carbide and SiCAlN heterojunction bipolar transistor structures
US5724062A (en) * 1992-08-05 1998-03-03 Cree Research, Inc. High resolution, high brightness light emitting diode display and method and producing the same
WO1994006153A1 (en) * 1992-09-10 1994-03-17 Cree Research, Inc. Ohmic contact structure between platinum and silicon carbide
US5409859A (en) * 1992-09-10 1995-04-25 Cree Research, Inc. Method of forming platinum ohmic contact to p-type silicon carbide
US5323022A (en) * 1992-09-10 1994-06-21 North Carolina State University Platinum ohmic contact to p-type silicon carbide
US5384270A (en) * 1992-11-12 1995-01-24 Fuji Electric Co., Ltd. Method of producing silicon carbide MOSFET
US5270244A (en) * 1993-01-25 1993-12-14 North Carolina State University At Raleigh Method for forming an oxide-filled trench in silicon carbide
US5318915A (en) * 1993-01-25 1994-06-07 North Carolina State University At Raleigh Method for forming a p-n junction in silicon carbide
US5338945A (en) * 1993-01-25 1994-08-16 North Carolina State University At Raleigh Silicon carbide field effect transistor
US5436174A (en) * 1993-01-25 1995-07-25 North Carolina State University Method of forming trenches in monocrystalline silicon carbide
US5510632A (en) * 1993-04-19 1996-04-23 General Electric Company Silicon carbide junction field effect transistor device for high temperature applications
US5856231A (en) * 1993-07-31 1999-01-05 Daimler-Benz Aktiengesellschaft Process for producing high-resistance silicon carbide
US5459333A (en) * 1993-08-11 1995-10-17 Daimler-Benz Aktiengesellschaft Semiconductor photodetector with potential barrier regions
DE4326754A1 (en) * 1993-08-11 1995-02-16 Daimler Benz Ag Semiconductor photodetector
DE4406769A1 (en) * 1994-03-02 1995-09-14 Daimler Benz Ag Process for contacting silicon carbide
US5604135A (en) * 1994-08-12 1997-02-18 Cree Research, Inc. Method of forming green light emitting diode in silicon carbide
US5686737A (en) * 1994-09-16 1997-11-11 Cree Research, Inc. Self-aligned field-effect transistor for high frequency applications
US5681762A (en) * 1994-11-14 1997-10-28 North Carolina State University Methods of forming silicon carbide semiconductor devices having buried silicon carbide conduction barrier layers therein
US5543637A (en) * 1994-11-14 1996-08-06 North Carolina State University Silicon carbide semiconductor devices having buried silicon carbide conduction barrier layers therein
US5950076A (en) * 1994-11-14 1999-09-07 North Carolina State University Methods of forming silicon carbide semiconductor devices having buried silicon carbide conduction barrier layers therein
US5650638A (en) * 1995-01-03 1997-07-22 Abb Research Ltd. Semiconductor device having a passivation layer
US5565690A (en) * 1995-02-02 1996-10-15 Motorola, Inc. Method for doping strained heterojunction semiconductor devices and structure
US6096627A (en) * 1995-04-10 2000-08-01 Abb Research Ltd. Method for introduction of an impurity dopant in SiC, a semiconductor device formed by the method and a use of a highly doped amorphous layer as a source for dopant diffusion into SiC
US5851908A (en) * 1995-04-10 1998-12-22 Abb Research Ltd. Method for introduction of an impurity dopant in SiC, a semiconductor device formed by the method and a use of highly doped amorphous layer as a source for dopant diffusion into SiC
EP0750058A2 (en) * 1995-06-23 1996-12-27 De Beers Industrial Diamond Division (Proprietary) Limited Doping of crystalline substrates
EP0750058A3 (en) * 1995-06-23 1997-08-27 De Beers Ind Diamond Doping of crystalline substrates
DE19633183A1 (en) * 1996-08-17 1998-02-19 Daimler Benz Ag Semiconductor component with foreign atoms introduced by ion implantation and method for its production
DE19633184B4 (en) * 1996-08-17 2006-10-05 Daimlerchrysler Ag Process for producing a semiconductor device with impurities introduced by ion implantation
DE19633184A1 (en) * 1996-08-17 1998-02-19 Daimler Benz Ag Semiconductor component with foreign atoms introduced by ion implantation and a method for its production
US6429459B1 (en) 1996-08-17 2002-08-06 Daimlerchrysler Ag Semiconductor component with foreign atoms introduced by ion implantation and process for producing the same
US6011279A (en) * 1997-04-30 2000-01-04 Cree Research, Inc. Silicon carbide field controlled bipolar switch
WO1998049731A1 (en) * 1997-04-30 1998-11-05 Cree Research, Inc. Silicon carbide field conrolled bipolar switch
US5969378A (en) * 1997-06-12 1999-10-19 Cree Research, Inc. Latch-up free power UMOS-bipolar transistor
US6121633A (en) * 1997-06-12 2000-09-19 Cree Research, Inc. Latch-up free power MOS-bipolar transistor
US6406983B1 (en) * 1997-09-30 2002-06-18 Infineon Technologies Ag Process for the thermal annealing of implantation-doped silicon carbide semiconductors
US6281521B1 (en) 1998-07-09 2001-08-28 Cree Research Inc. Silicon carbide horizontal channel buffered gate semiconductor devices
EP2264769A1 (en) 1998-07-09 2010-12-22 Cree, Inc. Silicon carbide horizontal channel buffered gate semiconductor devices
US6294444B1 (en) * 1998-07-21 2001-09-25 Fuji Electric Co., Ltd. Method for manufacturing silicon carbide semiconductor device
WO2000013213A1 (en) * 1998-08-27 2000-03-09 Ultratech Stepper, Inc. Gas immersion laser annealing method suitable for use in the fabrication of reduced-dimension integrated circuits
US5956603A (en) * 1998-08-27 1999-09-21 Ultratech Stepper, Inc. Gas immersion laser annealing method suitable for use in the fabrication of reduced-dimension integrated circuits
US6407014B1 (en) * 1999-12-16 2002-06-18 Philips Electronics North America Corporation Method achieving higher inversion layer mobility in novel silicon carbide semiconductor devices
US6504184B2 (en) 1999-12-16 2003-01-07 Koninklijke Philips Electronics N.V. Superior silicon carbide integrated circuits and method of fabricating
EP1160845A2 (en) * 2000-05-23 2001-12-05 Matsushita Electric Industrial Co., Ltd. Method for fabricating a silicon carbide semiconductor device
EP1160845A3 (en) * 2000-05-23 2002-11-27 Matsushita Electric Industrial Co., Ltd. Method for fabricating a silicon carbide semiconductor device
US20010046757A1 (en) * 2000-05-23 2001-11-29 Kunimasa Takahashi Method for fabricating semiconductor device
US6787816B1 (en) * 2000-09-01 2004-09-07 Rensselaer Polytechnic Institute Thyristor having one or more doped layers
US20040195562A1 (en) * 2002-11-25 2004-10-07 Apa Optics, Inc. Super lattice modification of overlying transistor
US7112830B2 (en) 2002-11-25 2006-09-26 Apa Enterprises, Inc. Super lattice modification of overlying transistor
US20040159842A1 (en) * 2003-02-13 2004-08-19 Edmond John Adam Group III nitride LED with silicon carbide cladding layer
US20040159851A1 (en) * 2003-02-13 2004-08-19 Edmond John Adam Group III nitride contact structures for light emitting devices
US6952024B2 (en) 2003-02-13 2005-10-04 Cree, Inc. Group III nitride LED with silicon carbide cladding layer
US6987281B2 (en) 2003-02-13 2006-01-17 Cree, Inc. Group III nitride contact structures for light emitting devices
US20040159843A1 (en) * 2003-02-14 2004-08-19 Edmond John Adam Inverted light emitting diode on conductive substrate
US7170097B2 (en) 2003-02-14 2007-01-30 Cree, Inc. Inverted light emitting diode on conductive substrate
US20070114541A1 (en) * 2003-02-14 2007-05-24 Cree, Inc. Light emitting diode wth degenerate coupling structure
US20070210318A1 (en) * 2003-02-14 2007-09-13 Cree, Inc. Light Emitting Diode with Metal Coupling Structure
US7531840B2 (en) 2003-02-14 2009-05-12 Cree, Inc. Light emitting diode with metal coupling structure
US7482183B2 (en) 2003-02-14 2009-01-27 Cree, Inc. Light emitting diode with degenerate coupling structure
US20050217510A1 (en) * 2004-03-30 2005-10-06 Cnh America Llc Cotton module program control using yield monitor signal
WO2006034970A1 (en) * 2004-09-29 2006-04-06 Siced Electronics Development Gmbh & Co. Kg Semiconductor assembly comprising a tunnel contact and method for producing said assembly
US20060226482A1 (en) * 2005-03-30 2006-10-12 Suvorov Alexander V Methods of fabricating silicon nitride regions in silicon carbide and resulting structures
US7476594B2 (en) 2005-03-30 2009-01-13 Cree, Inc. Methods of fabricating silicon nitride regions in silicon carbide and resulting structures
US20090269908A1 (en) * 2008-04-23 2009-10-29 Toyota Jidosha Kabushiki Kaisha Manufacturing method of a semiconductor device
US7855131B2 (en) * 2008-04-23 2010-12-21 Toyota Jidosha Kabushiki Kaisha Manufacturing method of a semiconductor device
US20100181500A1 (en) * 2009-01-16 2010-07-22 Taiwan Semiconductor Manufacturing Co., Ltd. Method and system for low temperature ion implantation
US20130017674A1 (en) * 2011-07-13 2013-01-17 Toshiba America Electronic Components, Inc. Cryogenic silicon ion-implantation and recrystallization annealing
US20200006528A1 (en) * 2018-06-28 2020-01-02 International Business Machines Corporation Vertical transistors having improved control of top source or drain junctions
US11239342B2 (en) * 2018-06-28 2022-02-01 International Business Machines Corporation Vertical transistors having improved control of top source or drain junctions
EP3859767A1 (en) 2020-02-03 2021-08-04 ABB Power Grids Switzerland AG Method for forming an ohmic contact to p-type silicon carbide
CN113284793A (en) * 2020-02-03 2021-08-20 Abb电网瑞士股份公司 Method for forming ohmic contact with P-type silicon carbide
US11456175B2 (en) 2020-02-03 2022-09-27 Hitachi Energy Switzerland Ag Method of making a silicon carbide electronic device
CN113284793B (en) * 2020-02-03 2024-03-26 日立能源有限公司 Method for forming ohmic contact with P-type silicon carbide
CN113178414A (en) * 2021-03-10 2021-07-27 中国科学院微电子研究所 Forming method of silicon carbide ohmic contact structure and preparation method of MOS transistor

Similar Documents

Publication Publication Date Title
US5087576A (en) Implantation and electrical activation of dopants into monocrystalline silicon carbide
US4947218A (en) P-N junction diodes in silicon carbide
KR100296211B1 (en) Carbon-doped Silicon Semiconductor Devices with Narrow Band Gap Characteristics and Methods of Forming Them
Saitoh et al. Double heteroepitaxy in the Si (111)/CoSi2/Si structure
US6537886B2 (en) Ultra-shallow semiconductor junction formation
US6096627A (en) Method for introduction of an impurity dopant in SiC, a semiconductor device formed by the method and a use of a highly doped amorphous layer as a source for dopant diffusion into SiC
EP0201585B1 (en) Semiconductors having shallow, hyperabrupt doped regions, and process for preparation thereof using ion implanted impurities
US5318915A (en) Method for forming a p-n junction in silicon carbide
JP3184320B2 (en) Diamond field effect transistor
EP0305513B1 (en) Low leakage cmos/insulator substrate devices and method of forming the same
JP3820424B2 (en) Activation method of impurity ion implantation layer
KR20090082350A (en) Method for manufacturing silicon carbide semiconductor device
CN115692181A (en) Method of making ohmic contacts on silicon carbide (SiC) substrates
JP2000277448A (en) Manufacture of crystal material and semiconductor device
Bean Silicon molecular beam epitaxy: 1984–1986
Bean Silicon MBE: From strained-layer epitaxy to device application
JPS62570B2 (en)
JP6961088B2 (en) Semiconductor devices and methods for manufacturing semiconductor devices
US5382808A (en) Metal boride ohmic contact on diamond and method for making same
CA1332142C (en) Implantation and electrical activation of dopants into monocrystalline silicon carbide
JPH1064840A (en) Method for manufacturing silicon carbide semiconductor containing n-type impurity layer
US5081053A (en) Method for forming a transistor having cubic boron nitride layer
JPH0770695B2 (en) Method for manufacturing silicon carbide semiconductor device
JPH05117088A (en) Method for forming n-type and p-type diamond
US20030151051A1 (en) High performance active and passive structures based on silicon material grown epitaxially or bonded to silicon carbide substrate

Legal Events

Date Code Title Description
AS Assignment

Owner name: NORTH CAROLINA STATE UNIVERSITY AT RALEIGH, RALEIG

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:EDMOND, JOHN A.;DAVIS, ROBERT F.;REEL/FRAME:005085/0301

Effective date: 19890122

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: PAT HOLDER NO LONGER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: STOL); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

REFU Refund

Free format text: REFUND - PAYMENT OF MAINTENANCE FEE, 12TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: R2553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: NAVY, SECRETARY OF THE UNITED STATES OF AMERICA, V

Free format text: CONFIRMATORY LICENSE;ASSIGNOR:NORTH CAROLINA STATE UNIVERSITY;REEL/FRAME:015552/0360

Effective date: 20040326

CC Certificate of correction