|Publication number||US4839716 A|
|Application number||US 07/056,624|
|Publication date||13 Jun 1989|
|Filing date||1 Jun 1987|
|Priority date||1 Jun 1987|
|Publication number||056624, 07056624, US 4839716 A, US 4839716A, US-A-4839716, US4839716 A, US4839716A|
|Inventors||Sheldon H. Butt|
|Original Assignee||Olin Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (37), Referenced by (63), Classifications (29), Legal Events (6)|
|External Links: USPTO, USPTO Assignment, Espacenet|
While the invention is subject to a wide range of applications, it is particularly suited to form semiconductor packages and will be particularly described in that connection. In particular, the semiconductor packages are of the small outlined integrated circuit type. Another aspect of the present invention is to provide semiconductor packages which prevent direct exposure of the packaged semiconductor device to alpha radiation being emitted from sealing glass or the packaging components manufactured with ceramic or glass constituents.
Presently, there are two conflicting trends in the semiconductor industry. One is the trend towards larger semiconductor die size and the other trend is to increase functional component density on printed circuit boards. The former trend requires increased area within the package for mounting and interconnecting the dies. The latter trend requires reducing the outside dimensions of the package. More specifically, the drive is to reduce the package "footprint" i.e., the area on the printed circuit board required to mount the package. A related trend is the development of surface mounted packages which conserve circuit board space by limiting the area occupied by the package to an outer surface layer of the board. This trend is in contrast to insertion mounted packages which preempt space through the entire thickness of multilayer printed circuit boards.
New packages have been developed within the electronics industry to satisfy the requirement for greater functional density. These include SOIC (small outline integrated circuit) packages which, in effect are DIP (dual-in-line) packages in which lead spacing has been reduced from the prevalent 0.100" to 0.050" or even to 0.040" between leads. Moreover, the width of the package has been reduced to less than the 0.200" dimension which is typical of standard, narrow body DIPs. In a similar vein, four sided packages with close lead spacing have been developed. These include leadless ceramic chip carriers, leaded ceramic chip carriers and leaded plastic chip carriers.
The extent to which the width of SOIC packages can be reduced has been limited by (a) the width required to accomodate interconnections between the die and the leadframe and (b) by the minimum width of the seal along the long edges of the package. This is particularly a problem in the case of hermetic packages. Typically, the minimum tolerable seal width in a glass sealed package is 0.050" on each side of the package. The minimum length of exposed internal lead required for wire bonding is 0.015". Thus, of the total SOIC package width, a total of 0.130" must be reserved for interconnections and for sealing. In the case of the SOIC configuration, the remaining width is so small that the glass sealed hermetic packages will be limited, for all practical purposes, to very small semiconductor dies. Accordingly, SOIC configured packages are not considered to be practical and are not in regular use in the electronics industry. Smaller packages also magnify the problems of heat dissipation because an equal amount of heat must be dissipated from a reduced surface area as compared to the surface area of the older style, larger packages.
It is a purpose of this invention to provide a glass sealed, metal SOIC package requiring a reduced sealing width and having improved thermal dissipation characteristics.
Another aspect of the present invention relates to a solutions of the increasingly important problem of exposure of semiconductor dies to alpha radiation. Although the high mass, alpha particles have little penetrating power, they do have the ability to alter the charge characteristics existing in individual cells on the face of semiconductor devices. As the cell size decreases to increase functional density of the semiconductor devices, the probability that a single alpha particle impact upon a cell will result in a "soft error", becomes increasingly great.
Residual radioactivity emanating from impurities in the materials from which both the conventional ceramics and the conventional sealing glasses are manufactured results in these components being sources of alpha radiation. This is particularly the case in the materials which form the sealing glasses. Manufacturers of the ceramic components and of the sealing glasses have exerted significant effort to purify their materials so as to minimize alpha radiation. Although alpha radiation has been reduced by these efforts, it has not been eliminated, and the best of the ceramic components and the sealing glasses presently available still emit significant alpha radiation.
It is a problem underlying the present invention to construct a glass sealed, SOIC semiconductor package wherein the width of the edges of the package required for glass sealing are reduced as compared to conventional glass sealed metal packages.
It is another problem underlying the present invention to manufacture a glass sealed, semiconductor package wherein alpha radiation emitted from the sealing glass does not directly impinge upon the face of the semiconductor device encased within the package.
It is an advantage of the present invention to provide a glass sealed metal package which obviates one or more of the limitations and disadvantages of the described prior arrangements.
It is a further object of the present invention to construct a glass sealed, SOIC semiconductor package wherein the sealing surfaces are angled with respect to the external surface of the base component.
It is a still further advantage of the present invention to provide a glass sealed, SOIC semiconductor package incorporating two leadframes.
It is a yet further advantage of the present invention to provide a hermetically sealed semiconductor package incorporating a seal ring with a glass sealing surface being angled with respect to the external surface of the base component.
It is another advantage of the present invention to provide a hermetically sealed, semiconductor package including shield means to prevent alpha radiation emitted from the sealing glass from directly impinging upon the semiconductor device.
Accordingly, there is provided a semiconductor package comprising a base component with an internal surface, an external surface and a glass sealing base surface which extends from a corner of the package to the interior of the package at an angle of about 20° to about 80° with respect to the external surface of the base component. A lid component is stacked on the base component to form a cavity adapted to receive a semiconductor device. The lid component has an internal surface, an external surface and a glass sealing lid surface which extends from the corner of the package to the interior of the package. The glass sealing lid surface is angled to be substantially parallel to the glass sealing base surface when the lid component is stacked on the base component. A leadframe is disposed between the glass sealing base and the lid surfaces. A sealing glass disposed between and bonded to the glass sealing base and lid surfaces hermetically seals the semiconductor package.
The present invention also relates to a hermetically sealed, semiconductor casing comprising a base component and a lid component stacked on the base component to form an enclosure adapted to house a semiconductor device. A leadframe is disposed between the base and lid components. A sealing glass disposed between the base component and the sealing component hermetically seals the semiconductor casing. Shield structure disposed within the enclosure deflects the path of alpha radiation emitted from the sealing glass to reduce the soft error effect from alpha radiation impinging on an enclosed semiconductor device.
The invention and further developments of the invention are now illustrated by means of preferred embodiments shown in the drawings:
FIG. 1 is a cross-section of a hermetically sealed, semiconductor casing in accordance with the present invention.
FIG. 2 is a cross-sectional view of a portion of a hermetically sealed, semiconductor casing including a seal ring in accordance with the present invention.
FIG. 3 is a cross-sectional view of a portion of a hermetically sealed, semiconductor casing incorporating a seal ring as illustrated in FIG. 2 except the lid has a cavity formed therein.
FIG. 4 is a cross-sectional view of a portion of a hermetically sealed, semiconductor casing having a seal ring adapted to accomodate two leadframes in accordance with the present invention.
FIG. 5 is a cross-section of a hermetically sealed, semiconductor casing including a shield projecting into the enclosure of the casing to prevent direct impingement of alpha radiation on an enclosed semiconductor device in accordance with the present invention.
FIG. 6 illustrates a partial view of a glass sealed, semiconductor device having a ring within the glass sealed enclosure to prevent direct impingement of alpha radiation on the semiconductor device.
FIG. 7 illustrates a partial view of a hermetically sealed, semiconductor device including a shield ring to prevent direct impingement of alpha radiation on a semiconductor device.
FIG. 8 illustrates a partial view of a hermetically sealed semiconductor casing formed of a ceramic type material and including cup shaped elements molded into the base and lid to prevent direct impingement of alpha radiation emission on the semiconductor device.
Referring to FIG. 1, there is illustrated a hermetically sealed, semiconductor package 10. The package 10 includes a base component 12 having an internal surface 14, an external surface 16 and a glass sealing base surface 18. The glass sealing base surface 18 extends from the corners 20 of the package 10 to the enclosure or interior cavity 26 at a first angle 27 of about 20° to about 80° with respect to the external surface 16 of the base component 12. A lid component 24 is stacked on the base component 12 to form a cavity 26 which is adapted to house a semiconductor device 28. The lid component 24 has an internal surface 30, an external surface 32 and side walls 34 projecting outward and substantially perpendicular to the internal surface 30. The lower ends 36 of the side walls 34 each have a glass sealing lid surface 38 which extends from the corner 20 of the package 10 to the interior chamber 26. The glass sealing lid surface 38 forms a second angle 39 whereby surface 38 is substantially parallel to the glass sealing base surface 18 when the lid component 24 is stacked on the base component 12. A leadframe 40 is disposed between the glass sealing base surface 18 and the glass sealing lid surface 38. Moreover, a sealing glass 42 is disposed between and bonded to the glass sealing base surface 18 and the glass sealing lid surface 38 for hermetically sealing the semiconductor package 10.
Referring again to FIG. 1, the base component 12 is preferably formed with external walls 44 projecting upward from the internal surface 14 so as to form a recess 46 in which the semiconductor device 28 is disposed. A portion of the outer edge surface of the projecting walls 44 form the glass sealing base surface 18. The glass sealing base surface 18 projects at an angle 27 of about 20° to about 80° with respect to the external surface 16 of the base component 12. Preferably, the angle 27 is about 40° to about 70° and more preferably, the angle 27 to about 60°.
The lid component 24 has an external surface 32, an internal surface 30 and side walls 34 which project outward and substantially perpendicular from the surface 30 to form a recess 48 in the lid 24. The ends 36 of the side walls 34 include a glass sealing lid surface 38 which is cut at an angle 39 of about 20° to about 80° with respect to the outer surface 50 of walls 34. Preferably, the angle 39 is from about 40° to about 70° and more preferably about 60°. The underlying consideration in selecting the angle 39 is that when the lid 24 is stacked onto the base 12, the glass sealing lid surface 38 and the glass sealing base surface 18 are substantially parallel to each other. A further discussion of the selection of the angles 27 and 30 follow herein.
A leadframe 40 is disposed between the glass sealing base and lid surfaces 18 and 38, respectively. The leadframe 40 is illustrated with a gull wing design at its outer ends 52. Note that the ends 52 preferably do not project beyond the outer surfaces 50 of the walls 34. Thus, the "footprint" of the package 10 does not extend beyond the length of the package as illustrated. It is also within the terms of the present invention to shape the ends of the leadframe 40 into any desired configuration such as straight down to project into a hole within a circuit board, or inward towards the center of the external surface 16. The inner ends 54 and 55 of the leadframe 40 project into chamber 26. End 54 is illustrated as being coined while end 55 is illustrated as being bent. It is however, within the terms of the present invention, to shape the inner ends 54 and 55 into any desired shape.
A sealing glass 42 is disposed between and bonded to the glass sealing base 18 and lid 38 surfaces for hermetically sealing the semiconductor package 10. The sealing glass 42 may be selected from any desirable formulation which is able to adequately bond to both the surfaces 18 and 38 of the base and lid components 12 and 24, respectively. In addition, the glass must be able to bond to sealing surfaces 56 which are defined herein as being the opposite surfaces on the leadframe 40 to which the sealing glass 42 is bonded. Suitable sealing glasses are disclosed in U.S. patent application Ser. No. 26,701, entitled "Sealing Glass Composite" by E. F. Smith, III et al. and in U.S. patent application Ser. No. 27,069 entitled "Sealing Glass Composite", by E. F. Smith, III. Although the glasses disclosed in the previously mentioned patent applications are preferred, it is within the terms of the present invention to use any other sealing glass as desired. Moreover, although a glass seal is preferred, it is also within the terms of the present invention to substitute any other sealing material such as a polymer resin for glass 42.
In forming the glass seal, a coating of glass may be applied to the glass sealing base surface 18 and to the glass sealing lid surface 38. Then, the base 12 and the lid 24 may be heated to form a glaze of the glass 42 on the surfaces 18 and 38 to which it was applied. Then, the leadframe 40 may be placed on the glazed surface 18 and the assembly is heated to sink the leadframe 40 into the glazed sealing glass 42. Subsequent to this step, the semiconductor device 28 is attached to the surface 14 of the base 12 using any desired means such as the semiconductor attachment materials described in U.S. patent application Ser. No. 826,808 entitled "Semiconductor Die Attach System", by M. J. Pryor et al. Then, the semiconductor die 28 is electrically connected to the leadframe 40 with bonding wires 58. The lid 24 is stacked onto the base component 12 and the components are heated to the sealing temperature of above about 400° for the required amount of time. Once the sealing glass 42 is in the molten state, the lid 24 and the base 12 are pressed together to squeeze the sealing glass 42 between the glass sealing base and lid surfaces 18 and 38, respectively, to form a substantially void free glass seal to hermetically seal the semiconductor package 10.
The advantages resulted by angling the glass seal areas is very practical with metal base and lid components 12 and 24, respectively which are machinable. The seal angles 27 and 39 are preferrably selected to be about 60°. However, a range of angles, as disclosed herein, may be used. The interaction between the glass sealing base and lid surfaces 18 and 38 causes a wedging effect so that gravity or external pressure applied to the cover 24 during the sealing step squeezes the glass 42 and causes it to flow. The result is an essentially void free glass seal. This is very important in forming a hermetically sealed package. It can be understood, that a vertical seal is not satisfactory because no pressure is transmitted to the seal area while the glass is in the plastic condition and a void free seal cannot be assured. Although angles 27 and 39 are considered to be optimum at about 60°, angles as great as 80° might be used in specific circumstances. Keeping in mind that the size of the sealing surface must be adequate, angles of less than 60° may also be used but result in a package.
Due to the mating wedge configuration of the glass sealing base surface 18 to the glass sealing lid surface 38, adequate structural stiffness is obtained in the unusually low profile package illustrated in FIG. 1. Although the configuration as illustrated in FIG. 1 represents a transverse cross-section of a dual-in-line package, it is also within the terms of the present invention for this configuration to represent a cross-section of a four-sided, leaded chip carrier. The reduction in the dimensions as explained with respect to the dual-in-line packages are generally applied in the same way to four-sided chip carriers.
Note that in FIG. 1, the internal lead tip 54 has been coined so that the surface exposed for wire bonding is parallel to the plane through the top surface of the chip 28. This is intended to facilitate wire bonding and to increase the lead tip area available for wire bonding. However, if desired, the lead tips may be coined to any other desired configuration or cut off square.
As explained hereinbefore, the pressure applied during the sealing of the lid 24 to the base 12 results in the application of a shear stress on the bond between the leads of leadframe 40 and the sealing glass 42. The shear strength of the bond may be enhanced by stamping a knurl or other pattern into the glass sealing surface 56 on the leadframe 40. Although any pattern may be used, a knurl pattern is considered optimum since it provides reinforcement both longitudinally and laterally to the glass bond. Moreover, the length of the sealing surface 56 on the leadframe 40 which is embedded in the sealing glass 42 may vary to provide additional reinforcement of the glass bond.
The base 12, lid 24 and leadframe 40 are constructed of any desirable metal or alloy. Preferably, the preferred metal for fabricating components of this invention is a thermally stable, glass sealable alloy such as a Cu-Ni-Al alloy as disclosed in U.S. patent application No. 710,777 to Pryor et al. Advantages of this particular type of alloy is also described in U.S. patent application Ser. No. 2,532, entitled "Process For Producing Formable And High Strength Leadframes For Semiconductor Packages", by Mahulikar et al. Other materials suitable for forming the semiconductor package components, other than the leadframe, include any material selected from the group consisting of metals, alloys, ceramics, cermets, ceramic-glass and ceramic-glass-metal composites and combinations thereof which can effectively bond to the sealing glass. For example, high thermal conductivity metals and alloys such as copper, iron, aluminum, nickel and alloys thereof may be used in constructing a package. Another possible metal or alloy includes a copper or copper base alloy which has a low oxidation rate and/or is capable of forming a thin refractory oxide layer on at least the surface bonded to the sealing glass.
Referring to FIG. 2, there is illustrated a second embodiment of the present invention wherein a package 60, a partial section of which is illustrated, includes a seal ring 62 which is both glass sealed to a base component 12' and sealed to a lid component 64. Reference numerals which are primed designate components which are essentially identical to the components designated by the unprimed reference numerals described herein. The advantage of the seal ring 62 is that it can be glass sealed with a sealing glass 42' to a base component 12' prior to the attachment of a semiconductor device 28' to the base component 12'. Then, a lower temperature sealing material 66, such as for example, solder or a polymer resin adhesive may be used to attach the lid 64 to the seal ring 62.
The seal ring 62, which is preferably formed of the same material as the base component 12', includes a glass sealing seal ring surface 68 which forms a third angle 70 with an outer surface 72 of the ring 62. The angle 70 is selected so that surface 68 is essentially parallel with the glass sealing base surface 18' when the seal ring 62 is glass bonded to the base component 12'. The angle 70 has the same limits imposed as explained with respect to the angle 39 described hereinbefore. As described hereinbefore, the glass sealing base surface 18' forms a fourth angle 27' with the base surface 16'.
The seal ring 62 also includes a ring sealing surface 74 which is bonded to the lid 64. The lid 64 may be formed of any desired material as described hereinbefore regarding the selection of material for the components of the package 10. The advantage of this configuration is that the lid component 64 may be a flat, unmachined metal component. However, since the seal ring 62 requires enough height so as to provide a clearance for the bonding wire 58', a limitation as to the width of the wire bonding machine is imposed. The wire bonding machine must be able to be inserted between the inner surfaces 73 of the seal ring 62.
To overcome this problem, a seal ring design is illustrated in FIG. 3 where the seal ring 76 is machined down so as to not protrude over the top surface 78 of the leadframe 40". In order to accomodate the height of the lead wires 58", the lid component 80 is formed with a recess 82 which is sized to prevent the inner surface 84 of the lid component 80 from contacting the lead wires 58".
A further embodiment of the present invention is directed to a hermetically sealed semiconductor package 90 including a seal ring 92 which is formed of at least first and second sections 94 and 96, respectively. The first section 94 includes a first section seal surface 98 which is substantially parallel with the glass sealing base surface 18'" of the base component 12'". The fifth angle 100 varies between about 20° and about 80° and is preferably about 60° as explained hereinbefore with regards to the angle 39. A leadframe 40'" is sealed with a glass 42'" between the base component 12'" and the first section 94 of the seal ring 92. The first section 94 also includes a sealing surface 102 which may be formed at an angle 104 selected from between about 20° to about 60° with respect to a surface 106 which extends substantially perpendicular to the bottom surface 108 of the first section 94. Angle 104 may be slightly smaller than angle 100 in order that the end 111 of leadframe 110 extends closer to the semiconductor chip 28'" whereby the length of the lead wires 112 is reduced.
The second section 96 of the seal ring 92 includes a second section bonding surface 112 which is substantially parallel to the bonding surface 102 of the first section 94. The angle 114 between the surface 112 and the end surface 116 of the second section 96 of the seal ring 92 is preferably from about 20° to about 80°.
As with the seal ring embodiments of FIGS. 2 and 3, a sealing material 66'" is disposed between the seal ring 92 and the lid 80'". Moreover, the seal ring 92 may extend to above the top surface of the leadframe 110 so as to use a flat lid as illustrated in the embodiment of FIG. 2 or may be provided with a recess 118 as illustrated in FIG. 4 so as to allow clearance for the bonding wires 112.
The present invention also relates to the preventing of alpha radiation being emitted from the sealing glass to directly contacting the face of a semiconductor die. As explained hereinbefore, alpha radiation which impinges onto the surface of a semiconductor die can create a soft error. It is believed that copper alloys do not emit alpha radiation. Moreover, alpha radiation travels in a straight line from its source and is readily absorbed by the first solid target which it meets. Therefore, the provision of a shield between the source of the alpha radiation and the semiconductor die can result in the exposed surface of the packaged semiconductor die having no actual exposure to the alpha radiation emissions.
Referring to FIG. 5, there is illustrated a partial view of a semiconductor package 118 which is similar to that illustrated in FIG. 1. The only difference is that projecting wall 120 of the base component 122 which forms a recess containing a semiconductor device 130 includes a lip 124 which projects so that its upper surface 126 is above the upper surface 128 of the semiconductor die 130. Moreover, the sealing glass 132 which bonds the angled leadframe 134 into place has been lowered such that the upper surface 136 of the sealing glass 132 is below the upper surface 126 of the lip 124 of projecting wall 120.
As illustrated in FIG. 5, there is no direct line of sight path between the sealing glass 132 and the face 128 of die 130. The semiconductor package 118 is therefore characterized as one in which there is substantially zero exposure of the face 128 of die 130 to alpha radiation. The increase in the size of the projecting wall 120 results in the package 118 being slightly larger than package 10 as illustrated in FIG. 1. As illustrated in FIG. 5, the tip 138 of the lead 134 is slightly above the face 128 of the die 130. However, it is within the terms of the present invention to also form the tip 138 of the lead to be coplanar with the face 128 of die 130.
Referring to FIG. 6, there is illustrated a partial view of a package 140 which includes an alternative means of shielding a die 130' from alpha radiation being emitted from a sealing glass 132'. The flat base component 142 has a die 130' attached thereto and includes a radiation shield 144 between the die 130' and the sealing glass 132'. The radiation shield 144 may be formed of metal tubing. The tubing is preferably formed with a thin walled, cross-section which is substantially square or rectangular in shape. It is also within the term of the present invention to form the cross-section with any desired shape such as circular or oval. The radiation shield 144 may be attached to the base component 142 using any desired means such as welding or brazing. It is also within the terms of the present invention to machine the base component 142 to form the shield 144. The material for the shield 144 is preferably a metal or metal alloy. Moreover, the material used for the base and lid components 142 and 146 may also be of a metal or alloy as described hereinbefore with regards to the materials used to construct package 10.
Another embodiment of the present invention, as illustrated in FIG. 7 includes a package 150, shown as a partial view. A radiation shield 152 is formed in the shape of a flanged cup 154 having a base section 156 and an upstanding lip section 158 projecting substantially perpendicular to said base 156. The base 154 of the radiation shield 152 may be soldered or brazed onto the flat surface of base component 142". It is also within the terms of the present invention to machine the radiation barrier 152 into the flat base 142". The flanged cup 152 may be preglazed with solder glass 132" prior to its attachment to the base component 142". Glazing 132" supports the lead tips 158 of the inner end of leadframe 160. The lead tips 158 may be embedded in the glass 132". It is also within the terms of the invention for the lead tips 158 to rest on the glazing 132". The provision of the glazing is important to prevent the end 158 of the leadframe 160 from contacting the radiation shield and creating a short circuit into the base 142". Note that it is desirable to position the lead tip 158 substantially coplanar with the top surface of the semiconductor die 130".
FIG. 8 illustrates another embodiment of shielding radiation emissions. A semiconductor package 170, illustrated as a partial view, includes radiation shielding from the base 172, the lid 174 and the sealing glass 176 so as to prevent direct impingement of alpha radiation being emitted from the glass 176 and the base and lid components 172 and 174, respectively, from impinging onto the die 130'". The base and lid components 172 and 174, respectively, may be formed of materials form the group including ceramics, cermets, cerglass, ceramic-glass-metal composites and mixtures thereof. The ceramic-glass-metal composites are disclosed in U.S. patent application No. 924,968 entitled "Ceramic-Glass-Metal Composite". Glass and ceramic are disclosed in U.S. Pat. No. 4,715,892 entitled "Cermet Substrate With Glass Adhesion Component". Other materials are described in U.S. Pat. No. 4,569,692 entitled "Low Thermal Expansivity And High Thermal Conductivity Substrate" and in U.S. patent application Ser. No. 924,970 entitled "Improved Cerdip Process".
Since the ceramic and glass materials which may be used in forming the base and lid components 172 and 174 typically emit alpha radiation, it is required to shield these materials from the semiconductor die 130'". A cup shaped component 178 is embedded into the base component 172. The wall 180 of the cup shaped component 178 extends above the sealing glass 176 and prevents a direct line of sight from the sealing glass 176 to the semiconductor device 130'". A second cup shaped device 182 is embedded in the lid component 174 and has a wall 184 which extends to the sealing surface 186 of the lid component 174 and thereby prevents alpha radiation being emitted from the lid component 174 from impinging on the semiconductor die device 130'". Although the cup components 178 and 182 are described as being embedded in the base and lid components 172 and 174 respectively, it is also within the terms of the present invention to affix them to the base and lid components 172 and 174, respectively, by any desired means such as with an adhesive like a polymer resin.
Whereas the semiconductor package has been described as having leads, it is also within the scope of the present invention to substitute a leadless chip carrier.
Whereas the disclosed packages are described as housing semiconductor devices, it is within the terms of the present invention for the packages to house any type of electrical or electronic device.
Whereas the semiconductor packages are typically constructed from metal or alloy components, it is also within the terms of the present invention to construct the packages from any desired material such as cermets, ceramics, glass-ceramics, ceramic-glass-metal composites and combinations thereof.
The patents and patent applications set forth in this application are intended to be incorporated in their entireties by reference herein.
It is apparent there has been provided in accordance with this invention a semiconductor casing and process of forming the casing which satisfies the objects, means and advantages set forth hereinbefore. While the invention has been described in combination with the embodiments thereof, it is evident that many alternatives, modifications and variations will be apparent to those skilled in the art in lgith of the foregoing description. Accordingly, it is intended to embrace all such alternatives, modifications, and variations as fall within the spirit and broad scope of the appended claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3676292 *||7 Oct 1970||11 Jul 1972||Olin Corp||Composites of glass-ceramic-to-metal,seals and method of making same|
|US3726987 *||17 Feb 1972||10 Apr 1973||Olin Corp||Glass or ceramic-to-metal seals|
|US3728177 *||27 May 1971||17 Apr 1973||Olin Corp||Method of producing a flexible laminate copper circuit|
|US3946428 *||17 Sep 1974||23 Mar 1976||Nippon Electric Company, Limited||Encapsulation package for a semiconductor element|
|US4149910 *||27 May 1975||17 Apr 1979||Olin Corporation||Glass or ceramic-to-metal composites or seals involving iron base alloys|
|US4323405 *||19 Dec 1979||6 Apr 1982||Narumi China Corporation||Casing having a layer for protecting a semiconductor memory to be sealed therein against alpha particles and a method of manufacturing same|
|US4330599 *||9 Jun 1980||18 May 1982||Olin Corporation||Composite material|
|US4362262 *||21 Sep 1981||7 Dec 1982||Olin Corporation||Method of forming a composite material|
|US4410927 *||21 Jun 1982||18 Oct 1983||Olin Corporation||Casing for an electrical component having improved strength and heat transfer characteristics|
|US4429022 *||28 Jun 1982||31 Jan 1984||Olin Corporation||Composite material having improved bond strength|
|US4461924 *||21 Jan 1982||24 Jul 1984||Olin Corporation||Semiconductor casing|
|US4480262 *||15 Jul 1982||30 Oct 1984||Olin Corporation||Semiconductor casing|
|US4491622 *||19 Apr 1982||1 Jan 1985||Olin Corporation||Composites of glass-ceramic to metal seals and method of making the same|
|US4498121 *||13 Jan 1983||5 Feb 1985||Olin Corporation||Copper alloys for suppressing growth of Cu-Al intermetallic compounds|
|US4500028 *||28 Oct 1983||19 Feb 1985||Olin Corporation||Method of forming a composite material having improved bond strength|
|US4500605 *||17 Feb 1983||19 Feb 1985||Olin Corporation||Electrical component forming process|
|US4521469 *||31 May 1984||4 Jun 1985||Olin Corporation||Casing for electronic components|
|US4524238 *||29 Dec 1982||18 Jun 1985||Olin Corporation||Semiconductor packages|
|US4525422 *||22 Nov 1982||25 Jun 1985||Olin Corporation||Adhesion primers for encapsulating epoxies|
|US4532222 *||21 Mar 1983||30 Jul 1985||Olin Corporation||Reinforced glass composites|
|US4542259 *||19 Sep 1984||17 Sep 1985||Olin Corporation||High density packages|
|US4569692 *||6 Oct 1983||11 Feb 1986||Olin Corporation||Low thermal expansivity and high thermal conductivity substrate|
|US4570337 *||12 Apr 1984||18 Feb 1986||Olin Corporation||Method of assembling a chip carrier|
|US4577056 *||9 Apr 1984||18 Mar 1986||Olin Corporation||Hermetically sealed metal package|
|US4594770 *||9 Aug 1984||17 Jun 1986||Olin Corporation||Method of making semiconductor casing|
|US4607276 *||8 Mar 1984||19 Aug 1986||Olin Corporation||Tape packages|
|US4625400 *||6 Jul 1983||2 Dec 1986||Olin Corporation||Method of making a strip for an electrical contact terminal|
|US4649083 *||19 Sep 1984||10 Mar 1987||Olin Corporation||Electrical component forming process|
|US4656499 *||24 Dec 1984||7 Apr 1987||Olin Corporation||Hermetically sealed semiconductor casing|
|US4659404 *||24 Jun 1985||21 Apr 1987||Olin Corporation||Method of making low thermal expansivity and high thermal conductivity substrate|
|US4704626 *||8 Jul 1985||3 Nov 1987||Olin Corporation||Graded sealing systems for semiconductor package|
|JPS5739557A *||Title not available|
|JPS5763850A *||Title not available|
|JPS6086852A *||Title not available|
|JPS56103452A *||Title not available|
|JPS56165341A *||Title not available|
|JPS58110062A *||Title not available|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5034044 *||30 Oct 1989||23 Jul 1991||General Electric Company||Method of bonding a silicon package for a power semiconductor device|
|US5041396 *||17 Sep 1990||20 Aug 1991||Vlsi Technology, Inc.||Reusable package for holding a semiconductor chip and method for reusing the package|
|US5133795 *||8 Apr 1991||28 Jul 1992||General Electric Company||Method of making a silicon package for a power semiconductor device|
|US5223672 *||11 Jun 1990||29 Jun 1993||Trw Inc.||Hermetically sealed aluminum package for hybrid microcircuits|
|US5311007 *||29 Dec 1992||10 May 1994||Nec Corporation||Cover for solid-state image sensing device with a concave-shaped cross-section|
|US5315155 *||13 Jul 1992||24 May 1994||Olin Corporation||Electronic package with stress relief channel|
|US5406117 *||9 Dec 1993||11 Apr 1995||Dlugokecki; Joseph J.||Radiation shielding for integrated circuit devices using reconstructed plastic packages|
|US5559373 *||21 Dec 1994||24 Sep 1996||Solid State Devices, Inc.||Hermetically sealed surface mount diode package|
|US5939772 *||31 Oct 1997||17 Aug 1999||Honeywell Inc.||Shielded package for magnetic devices|
|US5956576 *||13 Sep 1996||21 Sep 1999||International Business Machines Corporation||Enhanced protection of semiconductors with dual surface seal|
|US6011449 *||18 Feb 1998||4 Jan 2000||The Whitaker Corporation||Surface mount technology contact for ferrite isolator/circulator applications|
|US6154940 *||3 Jun 1998||5 Dec 2000||Matsushita Electric Industrial Co., Ltd.||Electronic part and a method of production thereof|
|US6261508||17 Aug 1999||17 Jul 2001||Maxwell Electronic Components Group, Inc.||Method for making a shielding composition|
|US6262362||2 Jul 1998||17 Jul 2001||Maxwell Electronic Components Group, Inc.||Radiation shielding of three dimensional multi-chip modules|
|US6300673 *||5 May 1995||9 Oct 2001||Advanced Interconnect Technologies, Inc.||Edge connectable metal package|
|US6340792 *||30 Apr 1997||22 Jan 2002||Nec Corporation||Mold cap for semiconductor device mold package|
|US6368899||8 Mar 2000||9 Apr 2002||Maxwell Electronic Components Group, Inc.||Electronic device packaging|
|US6455864||30 Nov 2000||24 Sep 2002||Maxwell Electronic Components Group, Inc.||Methods and compositions for ionizing radiation shielding|
|US6613978||9 Jun 2001||2 Sep 2003||Maxwell Technologies, Inc.||Radiation shielding of three dimensional multi-chip modules|
|US6703559 *||19 Jul 2001||9 Mar 2004||Kyocera America, Inc.||Feedthrough assembly having cut-out areas in metal housing adjacent ceramic feedthrough|
|US6720493||8 Dec 1999||13 Apr 2004||Space Electronics, Inc.||Radiation shielding of integrated circuits and multi-chip modules in ceramic and metal packages|
|US6722029 *||24 Aug 2001||20 Apr 2004||Stmicroelectronics Ltd.||Method of mounting an electrical component to a support|
|US6734546||26 Feb 2002||11 May 2004||Silicon Bandwidth, Inc.||Micro grid array semiconductor die package|
|US6756666 *||13 Dec 2000||29 Jun 2004||Nec Corporation||Surface mount package including terminal on its side|
|US6858795||18 Aug 2003||22 Feb 2005||Maxwell Technologies, Inc.||Radiation shielding of three dimensional multi-chip modules|
|US6864553 *||30 Jul 2002||8 Mar 2005||Intel Corporation||Method and apparatus for a backsided and recessed optical package connection|
|US6916668||6 Dec 2002||12 Jul 2005||Micron Technology, Inc.||Methods for providing a magnetic shield for an integrated circuit having magnetoresistive memory cells|
|US6962833||21 Nov 2003||8 Nov 2005||Micron Technology, Inc.||Magnetic shield for integrated circuit packaging|
|US6963125||13 Feb 2002||8 Nov 2005||Sony Corporation||Electronic device packaging|
|US7042082||11 Jan 2005||9 May 2006||Intel Corporation||Method and apparatus for a backsided and recessed optical package connection|
|US7078243||10 Feb 2005||18 Jul 2006||Micron Technology, Inc.||Shielding arrangement to protect a circuit from stray magnetic fields|
|US7569915||26 Jun 2006||4 Aug 2009||Micron Technology, Inc.||Shielding arrangement to protect a circuit from stray magnetic fields|
|US7932598 *||20 Dec 2005||26 Apr 2011||Infineon Technologies Ag||Connection between a semiconductor housing and a base plate comprising a passage opening for fastening to a heat sink|
|US8018739||8 Mar 2010||13 Sep 2011||Maxwell Technologies, LLC||Apparatus for shielding integrated circuit devices|
|US8129632 *||20 May 2009||6 Mar 2012||Fujitsu Limited||Portable electronic device|
|US8941017 *||5 Jan 2011||27 Jan 2015||Seiko Epson Corporation||Electronic apparatus, method of manufacturing substrate, and method of manufacturing electronic apparatus|
|US9111869||29 Jul 2011||18 Aug 2015||Semtech Corporation||Glass/ceramics replacement of epoxy for high temperature hermetically sealed non-axial electronic packages|
|US20020040810 *||24 Aug 2001||11 Apr 2002||Stmicroelectronics Ltd||Mounting electronic components|
|US20030013235 *||13 Feb 2002||16 Jan 2003||Michael Featherby||Electronic device packaging|
|US20030098469 *||6 Dec 2002||29 May 2003||Micron Technology, Inc.||Shielding arrangement to protect a circuit from stray magnetic fields|
|US20030132494 *||15 Jan 2002||17 Jul 2003||Tuttle Mark E||Magnetic shield for integrated circuit packaging|
|US20030162319 *||26 Feb 2002||28 Aug 2003||Silicon Bandwidth, Inc.||Micro grid array semiconductor die package|
|US20040021217 *||30 Jul 2002||5 Feb 2004||Marc Epitaux||Method and apparatus for a backsided and recessed optical package connection|
|US20040031618 *||18 Aug 2003||19 Feb 2004||Maxwell Electronic Components Group, Inc.||Radiation shielding of three dimensional multi-chip modules|
|US20040056334 *||25 Sep 2002||25 Mar 2004||Maxwell Electronic Components Group, Inc.||Method and apparatus for shielding an integrated circuit from radiation|
|US20040119095 *||21 Nov 2003||24 Jun 2004||Tuttle Mark E||Magnetic shield for integrated circuit packaging|
|US20050123251 *||11 Jan 2005||9 Jun 2005||Marc Epitaux||Method and apparatus for a backsided and recessed optical package connection|
|US20050130327 *||10 Feb 2005||16 Jun 2005||Micron Technology, Inc.||Shielding arrangement to protect a circuit from stray magnetic fields|
|US20060019422 *||23 Sep 2005||26 Jan 2006||Tuttle Mark E||Magnetic shield for integrated circuit packaging|
|US20060151872 *||20 Dec 2005||13 Jul 2006||Andreas Lenniger||Connection between a semiconductor housing and a base plate comprising a passage opening for fastening to a heat sink|
|US20060237823 *||26 Jun 2006||26 Oct 2006||Micron Technology, Inc.||Shielding arrangement to protect a circuit from stray magnetic fields|
|US20090229878 *||20 May 2009||17 Sep 2009||Fujitsu Limited||Portable electronic device|
|US20100155912 *||8 Mar 2010||24 Jun 2010||Maxwell Technologies, Inc.||Apparatus for shielding integrated circuit devices|
|US20110089544 *||29 Sep 2010||21 Apr 2011||Canon Kabushiki Kaisha||Package, manufacturing method thereof, and semiconductor device|
|US20110174533 *||5 Jan 2011||21 Jul 2011||Seiko Epson Corporation||Electronic apparatus, method of manufacturing substrate, and method of manufacturing electronic apparatus|
|EP0642165A2 *||30 Jul 1994||8 Mar 1995||DODUCO GMBH + Co Dr. Eugen Dürrwächter||Hybrid frame|
|EP0642165A3 *||30 Jul 1994||30 Aug 1995||Duerrwaechter E Dr Doduco||Hybrid frame.|
|EP0739541A1 *||27 Dec 1994||30 Oct 1996||Olin Corporation||Chamfered electronic package component|
|EP0739541A4 *||27 Dec 1994||28 Apr 1999||Olin Corp||Chamfered electronic package component|
|EP1915042A2||11 Oct 2007||23 Apr 2008||Ferroperm-Emc ApS||Hermetically sealed circuit|
|EP1915042A3 *||11 Oct 2007||2 Sep 2009||Ferroperm-Emc ApS||Hermetically sealed circuit|
|WO1995010853A1 *||26 Sep 1994||20 Apr 1995||Olin Corporation||Edge connectable metal package|
|WO2003073502A1 *||26 Feb 2003||4 Sep 2003||Silicon Bandwidth, Inc.||Micro grid array package for a semiconducteur die|
|U.S. Classification||257/660, 257/693, 257/E23.193, 257/704, 174/564, 257/E23.19, 257/E23.115, 174/350|
|International Classification||H01L23/10, H01L23/556, H01L23/055|
|Cooperative Classification||H01L2924/14, H01L2924/00014, H01L2924/09701, H01L24/48, H01L23/055, H01L2924/3025, H01L2924/16152, H01L23/556, H01L2924/1617, H01L2224/48247, H01L2924/16315, H01L2924/12044, H01L23/10, H01L2224/48091, H01L2224/49109|
|European Classification||H01L23/556, H01L23/055, H01L23/10|
|1 Jun 1987||AS||Assignment|
Owner name: OLIN CORPORATION, A CORP OF VA.
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:BUTT, SHELDON H.;REEL/FRAME:004725/0304
Effective date: 19870526
|28 Sep 1992||FPAY||Fee payment|
Year of fee payment: 4
|30 Sep 1996||FPAY||Fee payment|
Year of fee payment: 8
|2 Jan 2001||REMI||Maintenance fee reminder mailed|
|10 Jun 2001||LAPS||Lapse for failure to pay maintenance fees|
|14 Aug 2001||FP||Expired due to failure to pay maintenance fee|
Effective date: 20010613