US4645562A - Double layer photoresist technique for side-wall profile control in plasma etching processes - Google Patents
Double layer photoresist technique for side-wall profile control in plasma etching processes Download PDFInfo
- Publication number
- US4645562A US4645562A US06/728,012 US72801285A US4645562A US 4645562 A US4645562 A US 4645562A US 72801285 A US72801285 A US 72801285A US 4645562 A US4645562 A US 4645562A
- Authority
- US
- United States
- Prior art keywords
- layer
- photoresist
- pattern
- photoresist material
- opening
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
- H01L21/32137—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas of silicon-containing layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
Definitions
- the present invention relates to very large scale integrated circuit (VLSI) semiconductor manufacturing processes, and more particularly to methods for achieving tapered side-wall profiles in device surface layers via plasma etching processes.
- VLSI very large scale integrated circuit
- isotropic etching is typically performed by wet chemical etching.
- the openings formed by isotropic etching typically are characterized by large undercut regions.
- Anisotropic etching is typically performed by dry plasma etching, forming an opening with vertical side-walls.
- the anisotropic plasma etching technique is in widespread use today to etch contact and via openings, for example.
- the "metal 1" contact layer is the first metal layer formed on the wafer.
- the second metal layer or “metal 2" layer is formed over the metal 1 layer and an intervening insulator layer.
- High contact resistance may result in contacts between the metal 1 and metal 2 layers through via holes formed in the intervening insulator layer and in contacts between the metal 1 layer and polycrystalline silicon ("poly") or active areas which are formed through contact holes.
- the high contact resistance typically results from the steep side-walls of the contact or via holes which result from dry etching techniques used to form the contact or via holes.
- the first technique is to employ contact and via plugs; the second technique is to employ side-wall profile tapering of the contact and via holes.
- the present invention comprises an improvement to the second technique.
- Another object of the present invention is to provide an improved metal contact process for the fabrication of VLSI circuits.
- a novel double layer photoresist process for achieving a tapered side-wall profile in a plasma etching process.
- layers of two different photoresist materials are formed over the wafer.
- the top layer of photoresist is exposed and developed by conventional photolithographic methods to define the polysilicon, metal, contact or via patterns.
- the bottom layer of photoresist is subsequently deep UV exposed and over-developed to form an overhanging photoresist structure.
- a standard anisotropic plasma etching process follows without using any photoresist erosion gases.
- some etchant particles will bombard the edge of the pattern projected on the substrate from the top layer of photoresist, thereby rounding the edge and tapering the side-wall.
- the tapered side-wall will improve the step coverage of the metal line over the etched pattern.
- the amount of side-wall profile tapering can be easily controlled by the thickness of photoresist and the degree of overhang.
- FIGS. 1a-c are partial cross-sectional views of a circuit wafer undergoing manufacture in accordance with principles of the invention, illustrating the metal step coverage improvement.
- FIGS. 2a-f are partial views of a circuit wafer undergoing manufacture in accordance with principles of the invention.
- FIG. 3 is a graph plotting the overhang width of the double layer photoresist overhand structure as a function of the developing time of the bottom layer.
- FIG. 4(a) and 4(b) illustrate, respectively, the tapered side-wall profile of the poly ine and the contact/via opening after the plasma etch in accordance with the invention.
- the present invention comprises a novel double layer photoresist technique for side-wall profile control in plasma etching.
- the following description is presented to enable any person skilled in the art to make and use the invention, and is provided in the context of a particular application and its requirements.
- numerous specific details are set forth, such as specific temperatures, time periods, photoresist materials, solutions and the like, in order to provide a thorough understanding of the invention. It will be obvious to one skilled in the art that the present invention may be practiced without employing these specific details. In other instances, well-known steps are not described in detail so as not to obscure the invention.
- FIGS. 1(a)-1(c) shows the formation of a via or contact opening in accordance with the invention.
- An overhang structure comprising two photoresist layers 20,25 is formed on top of the PVX (phosphor-doped silicon glass) layer 15 formed on the wafer at the metal 1 or source/drain region.
- a planar-type anisotropic plasma-assisted etching step is carried out, with arrows 5 representing the plasma flow to selectively remove the PVX and form the via or contact opening 30. During this etching process, some plasma ions or particles pass around the overhang structure and bombard the corner, sidewall, and the undercut area as the PVX layer is selectively etched away.
- the edge of the opening 30 is rounded and a tapered side-wall profile is achieved during the plasma etching process.
- This edge-rounding and side-wall tapering is depicted in FIG. 1(b), which shows the wafer after the photoresist layers have been stripped.
- a conventional metal deposition process is then carried out.
- the thickness of the metal film 40 will be uniform around the edges because the side-wall has been tapered smoothly, thereby substantially reducing the possibility of discontinuities in the metalization.
- plasma-assisted etching may be considered to include, for purpose of this invention, such techniques as ion milling, sputter etching, reactive ion beam etching, reactive ion (or sputter) etching and plasma etching. While the invention is disclosed in the context of a specific type of plasma-assisted etching, namely, plasma etching, the invention is not limited to one specific etching technique, but may be employed advantageously with other plasma-assisted eteching techniques.
- the book VLSI Technology edited by S. M. Sze, McGraw-Hill Book Company, 1983, describes plasma-assisted etching at Chapter 8.
- An oxide layer 105 is formed by conventional techniques on the silicon substrate 100. This layer 105 may, for example, have a thickness of 6000 Angstroms.
- the wafer is preheated at 250° C. for twenty minutes.
- a thin layer 110 (around 1.5 to 2 ⁇ m) of polymethyl methacrylate (PMMA) photoresist material is formed on top of layer 105.
- PMMA polymethyl methacrylate
- This positive photoresist material is marketed by KTI Chemical, Inc., and is exposed by radiation in the deep UV wavelength range.
- the photoresist is applied and the layer formed using a conventional spin technique to obtain a planarized layer. This coating process is followed by a high temperature reflow bake of the wafer at 190° C. for thirty minutes.
- the structure shown in FIG. 2(a) results.
- a thin layer 115 of Kodak 820 photoresist material is coated on top of the layer 110 of the (PMMA positive) photoresist.
- This positive photoresist material is marketed by the Eastman Kodak Company and is exposed by UV light having a wavelength of 436 nanometers.
- Layer 115 is about 0.5 to 1 ⁇ m thick.
- This second layer is applied and planarized by a similar spinning technique to that employed for the first layer. After this layer is applied, the wafer is baked at 90° C. for thirty minutes. The resulting structure is shown in FIG. 2(b).
- the top layer 115 of the photoresist is exposed by ultraviolet light (UV) at a wavelength of about 436 nanometers, through a conventional contact mask to establish the contact pattern on the photoresist layer 115.
- UV ultraviolet light
- the Kodak 820 photoresist layer is then developed in a 1:1 solution of waycoat developer and distilled water for 80 seconds, as in a conventional photolithographic process.
- the resulting structure, with openings 120 formed in layer 115, is shown in FIG. 2(c).
- the wafer may then be inspected by a microscope to determine whether the top layer of photoresist has been developed completely.
- the interface 122 formed between the two photoresist layers 110,115 due to the chemical reaction of the two different types of photoresist materials may be descummed by a conventional plasma etch process.
- the plasma etching apparatus marketed under the name "Plasmaline” by TEGAL Corporation, Novato, Calif., may be employed; typical descumming parameters are (i) 200 W power, (ii) 0.7 torr pressure and (iii) 25 ccm flow rate of O 2 gas for 1.5 to 2 minutes.
- the wafer as shown in FIG. 2(c) is flood-exposed by deep UV light at a wavelength of 220 ⁇ m and an intensity of 27 mw/cm 2 for one to three minutes.
- the PMMA photoresist is developed in chlorobenzene solution for 30 to 90 seconds, depending on the degree of overhang required.
- the developed wafer is then immediately immersed in zylene solution for 90 seconds, followed by a three-minute rinse in distilled water.
- the resulting double layer photoresist structure as shown in FIG. 2(d) defines an overhang structure around the periphery of the opening pattern, wherein around each opening, the lower photoresist layer has been undercut with respect to the upper layer.
- the openings 120 have been extended through the first and second layers of photoresist to the surface 107 of the oxide layer 105.
- the upper photoresist layer 115 overhangs by a width W o the lower photoresist layer 110 about the periphery of openings 120.
- FIG. 3 is a graph which shows the relationship of the overhang width W o and the PMMA developing time, for two sets of exposure times and intensities.
- the wafer is hard baked at 125° C. for thirty minutes.
- the next step of the process is the conventional anisotropic plasma etching procedure.
- Plasma etching is a well-known process and the particular parameters of this step will depend upon the particular etching apparatus employed. However, as illustrated in FIG. 1(a), during anisotropic plasma etching, some ions or particles pass around the overhang structure and bombard the corner, the side-wall and the under-cut area, as the oxide layer is selectively etched away. This is the result of the shadow and diffraction-like effect of the plasma flow through the overhang structure. Thus, the side-walls of the contact hole are tapered smoothly and its edges rounded when the plasma etch has been completed.
- the anisotropic plasma etching process is typically accomplished by setting up a large electric field across a pair of electrodes located in the etching chamber.
- the wafer to be etched is disposed in the chamber, typically adjacent one of the electrodes.
- Ionization gases such as CHF 3 and oxygen are then introduced into the etching chamber, and these gases are ionized from the bombardment resulting from the electric field acceleration to form CF 3 radicals.
- the CF 3 radicals react with the PVX or oxide layer on the wafer, etching the layer away.
- a plasma etching device which may be employed in the process is the model AME 8110 system marketed by Applied Material, Inc., Santa Clara, Calif. Typical system and etching parameters used to etch an oxide layer about 6000 Angstroms in thickness are the following:
- the side-wall profile can be controlled by the deep UV exposure time, the PMMA developing time and the plasma etching time.
- the side-wall taper is increased as the overhang dimension W o is increased.
- a typical dimension for W o is one micron and results in a 45° to 60° taper in the side-wall.
- the side-wall taper results from the shadow and diffraction-like effect of the overhang structure on the plasma flow. With the overhang structure the plasma radical concentration is greater at the surface of the non-shadowed region of the oxide layer than at the shadowed region surface.
- FIGS. 4(a) and 4(b) Two examples of the resulting side-wall profile are illustrated respectively in FIGS. 4(a) and 4(b).
- FIG. 4(a) shows the side-wall profile of a poly line after the plasma etch process has been carried out.
- the poly layer is about 6000 Angstroms in thickness
- the PMMA and Kodak 820 layers are respectively 3 82 m and 1 ⁇ m in thickness.
- FIG. 4(b) illustrates the side-wall profile of a contact or via hole formed after the plasma etch.
- the PVX layer formed over the poly or source/drain area is about 6000 Angstroms in thickness
- the PMMA and Kodak 820 layers have respective thicknesses of 2 ⁇ m and 1 ⁇ m.
- the photoresist layers are stripped from the substrate by immersal in acetone solution for twenty minutes, followed by ultrasonic vibration of the immersed wafer in an ultrasonic vibration tank for 10 to 30 seconds. Any remaining photoresist residue may be stripped by a conventional strip solution, such as solutions distributed by KTI Chemical, Inc.
- a photoresist material has been attacked by a plasma during an etching process, it is very hard to remove. With the double layer overhang structure, only the top layer of photoresist has been exposed to the plasma. As a result, immersal of the wafer in acetone dissolves the lower photoresist layer, so that the top layer may be lifted off during the ultrasonic vibration. The ease of removal is a distinct advantage.
- an interface dielectric layer (Al 2 O 3 or oxide) may form.
- the overhang structure may be removed by the acetone and ultrasonic vibration method, thereby eliminating the possibility of the formation of the interface layer.
- a metal film is deposited over the patterned wafer to form the contact.
- a Varian model 3180 metal deposition system may be used to deposit a metal film of a nominal 0.6 ⁇ m thickness over the entire wafer surface.
- the metal layer pattern is subsequently formed, for example, by an etching step after a metal pattern mask has been applied).
- the thickness of the metal film will be uniform and continuous around the edges of the contact hole because the edge has been rounded and the side-wall smoothly tapered. Because no photoresist erosion gases are used in the plasma etching step, the process is almost pinhole free.
- an overhang structure may be implemented in other ways.
- a tri-layer photoresist technique may be employed, wherein the first layer is a first photoresist material, the second layer is a thin layer of oxide formed on the first layer, and the third layer is a layer of a photoresist material, applied on the oxide layer.
- the hole pattern is formed in the top photoresist layer in a conventional manner by exposing the layer through a mask and thereafter developing the upper photoresist layer.
- the hole pattern is then formed in the thin layer of oxide by a plasma etch step.
- the underlying layer of photoresist may then be selectively etched away (without an exposure or developing process to the lower photoresist layer) through the opening pattern formed in the oxide layer by an isotropic plasma etching step.
- the top layer of photoresist is removed during this step, but the oxide layer selectively makes the lower photoresist layer.
- an overhang structure is formed, comprising the thin oxide layer and the lower resist layer.
- the process for achieving side-wall profile control in accordance with the invention has a number of advantages.
- the double layer photoresist layer technique may be employed for geometry planarization and submicron line width resolution.
- the side-wall profile can be controlled by the overhang structure and the PMMA thickness which are stable during the anisotropic plasma etching.
- the overhang structure can be well-controlled by the exposure and developing times of the PMMA photoresist layer.
- the side-wall profile is not only edge-rounded but also smoothly tapered from top to bottom as a result of the shadow effect and the diffraction effect of the plasma through the photoresist pattern forming the overhang structure. No photoresist erosion gases are used during the process and, therefore, this process is virtually pinhole free.
- the photoresist layers can be stripped by an acetone solution and microstrip solution which eliminates the possibility of wafer oxidation during conventional plasma stripping processes.
- the present invention is useful for etching such patterns as those defined by poly masks, metal line masks and contact masks.
- the invention is not limited to the formation of openings having tapered side-wall profile, but may also be used to form patterns, such as lines, defined by edges having a tapered side-wall profile.
Abstract
Description
Claims (25)
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/728,012 US4645562A (en) | 1985-04-29 | 1985-04-29 | Double layer photoresist technique for side-wall profile control in plasma etching processes |
JP61501985A JPS63500411A (en) | 1985-04-29 | 1986-03-31 | Dual-layer photoresist technique for sidewall control in plasma etching process |
KR1019860700936A KR900002688B1 (en) | 1985-04-29 | 1986-03-31 | Double layer photoresist technique for side-wall profile control in plasma etching processes |
PCT/US1986/000649 WO1986006547A1 (en) | 1985-04-29 | 1986-03-31 | Double layer photoresist technique for side-wall profile control in plasma etching processes |
EP86902253A EP0221093B1 (en) | 1985-04-29 | 1986-03-31 | Double layer photoresist technique for side-wall profile control in plasma etching processes |
DE8686902253T DE3671574D1 (en) | 1985-04-29 | 1986-03-31 | DOUBLE-LAYER PHOTO RESISTANCE TECHNOLOGY FOR CONTROLLED SIDE WALL CONTOURS BY PLASMA METHOD. |
HK811/90A HK81190A (en) | 1985-04-29 | 1990-10-11 | Double layer photoresist technique for side-wall profile control in plasma etching processes |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/728,012 US4645562A (en) | 1985-04-29 | 1985-04-29 | Double layer photoresist technique for side-wall profile control in plasma etching processes |
Publications (1)
Publication Number | Publication Date |
---|---|
US4645562A true US4645562A (en) | 1987-02-24 |
Family
ID=24925070
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US06/728,012 Expired - Lifetime US4645562A (en) | 1985-04-29 | 1985-04-29 | Double layer photoresist technique for side-wall profile control in plasma etching processes |
Country Status (7)
Country | Link |
---|---|
US (1) | US4645562A (en) |
EP (1) | EP0221093B1 (en) |
JP (1) | JPS63500411A (en) |
KR (1) | KR900002688B1 (en) |
DE (1) | DE3671574D1 (en) |
HK (1) | HK81190A (en) |
WO (1) | WO1986006547A1 (en) |
Cited By (60)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4800251A (en) * | 1985-07-16 | 1989-01-24 | Kabushiki Kaisha Toshiba | Apparatus for forming a resist pattern |
US4857141A (en) * | 1987-04-16 | 1989-08-15 | Kabushiki Kaisha Toshiba | Method of forming holes in semiconductor integrated circuit device |
US4980270A (en) * | 1986-07-11 | 1990-12-25 | Nec Corporation | Printer circuit and a process for preparing same |
US5034091A (en) * | 1990-04-27 | 1991-07-23 | Hughes Aircraft Company | Method of forming an electrical via structure |
US5393401A (en) * | 1991-05-10 | 1995-02-28 | Knoll; Meinhard | Method of manufacturing miniaturized components of chemical and biological detection sensors that employ ion-selective membranes, and supports for such components |
US5486449A (en) * | 1989-02-07 | 1996-01-23 | Rohm Co., Ltd. | Photomask, photoresist and photolithography for a monolithic IC |
US5728627A (en) * | 1996-11-14 | 1998-03-17 | Samsung Electronics Co., Ltd. | Methods of forming planarized conductive interconnects for integrated circuits |
US5976987A (en) * | 1997-10-03 | 1999-11-02 | Vlsi Technology, Inc. | In-situ corner rounding during oxide etch for improved plug fill |
US6087267A (en) * | 1986-03-04 | 2000-07-11 | Motorola, Inc. | Process for forming an integrated circuit |
US6218310B1 (en) * | 1998-05-12 | 2001-04-17 | Advanced Micro Devices, Inc. | RTA methods for treating a deep-UV resist mask prior to gate formation etch to improve gate profile |
US6320269B1 (en) * | 1999-05-03 | 2001-11-20 | Taiwan Semiconductor Manufacturing Company | Method for preparing a semiconductor wafer to receive a protective tape |
US6426273B1 (en) * | 1995-01-31 | 2002-07-30 | Sony Corporation | Preprocessing method of metal film forming process |
US6664194B1 (en) * | 1999-03-18 | 2003-12-16 | Taiwan Semiconductor Manufacturing Company | Photoexposure method for facilitating photoresist stripping |
US20040060583A1 (en) * | 2000-01-22 | 2004-04-01 | Lg. Philips Lcd Co., Ltd. | Composition for eliminating thermosetting resin |
US20040265746A1 (en) * | 2003-06-26 | 2004-12-30 | Yates Donald L | Semiconductor processing patterning methods and constructions |
US20050196967A1 (en) * | 2004-01-20 | 2005-09-08 | Savas Stephen E. | System and method for removal of photoresist and residues following contact etch with a stop layer present |
US20050277064A1 (en) * | 2004-06-14 | 2005-12-15 | Bae Systems Information & Electronic Systems Integration, Inc. | Lithographic semiconductor manufacturing using a multi-layered process |
US20060141670A1 (en) * | 2004-12-29 | 2006-06-29 | Dongbuanam Semiconductor Inc. | Method of forming fine metal pattern and method of forming metal line using the same |
US7078348B1 (en) * | 2001-06-27 | 2006-07-18 | Advanced Micro Devices, Inc. | Dual layer patterning scheme to make dual damascene |
US20060246697A1 (en) * | 2004-09-01 | 2006-11-02 | Cem Basceri | Methods of forming conductive contacts to source/drain regions and methods of forming local interconnects |
US20070117376A1 (en) * | 2005-11-24 | 2007-05-24 | Dongbuanam Semiconductor Inc. | Method for fabricating a semiconductor device |
US7291555B2 (en) | 2004-04-08 | 2007-11-06 | Micron Technology, Inc. | Methods of forming a reaction product and methods of forming a conductive metal silicide by reaction of metal with silicon |
US7358188B2 (en) | 2003-10-20 | 2008-04-15 | Micron Technology, Inc. | Method of forming conductive metal silicides by reaction of metal with silicon |
US20080160749A1 (en) * | 2006-12-27 | 2008-07-03 | Texas Instruments Incorporated | Semiconductor device and method of forming thereof |
US7411254B2 (en) | 2003-10-20 | 2008-08-12 | Micron Technology, Inc. | Semiconductor substrate |
US20090008430A1 (en) * | 2007-07-06 | 2009-01-08 | Lucent Technologies Inc. | Solder-bonding process |
US20090050947A1 (en) * | 2007-08-24 | 2009-02-26 | Micron Technology, Inc. | Apparatus, system, and method providing backside illuminated imaging device |
US20090072269A1 (en) * | 2007-09-17 | 2009-03-19 | Chang Soo Suh | Gallium nitride diodes and integrated components |
US20090267078A1 (en) * | 2008-04-23 | 2009-10-29 | Transphorm Inc. | Enhancement Mode III-N HEMTs |
US20100289067A1 (en) * | 2009-05-14 | 2010-11-18 | Transphorm Inc. | High Voltage III-Nitride Semiconductor Devices |
US20110049526A1 (en) * | 2009-08-28 | 2011-03-03 | Transphorm Inc. | Semiconductor Devices with Field Plates |
US20110121314A1 (en) * | 2007-09-17 | 2011-05-26 | Transphorm Inc. | Enhancement mode gallium nitride power devices |
US20110127541A1 (en) * | 2008-12-10 | 2011-06-02 | Transphorm Inc. | Semiconductor heterostructure diodes |
US20110140172A1 (en) * | 2009-12-10 | 2011-06-16 | Transphorm Inc. | Reverse side engineered iii-nitride devices |
US20110180388A1 (en) * | 2007-08-08 | 2011-07-28 | Ulvac, Inc. | Plasma Processing Method and Plasma Processing Apparatus |
US8289065B2 (en) | 2008-09-23 | 2012-10-16 | Transphorm Inc. | Inductive load power switching circuits |
US20130260563A1 (en) * | 2012-03-29 | 2013-10-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mask Treatment for Double Patterning Design |
US8598937B2 (en) | 2011-10-07 | 2013-12-03 | Transphorm Inc. | High power semiconductor electronic components with increased reliability |
US8643062B2 (en) | 2011-02-02 | 2014-02-04 | Transphorm Inc. | III-N device structures and methods |
US8716141B2 (en) | 2011-03-04 | 2014-05-06 | Transphorm Inc. | Electrode configurations for semiconductor devices |
US8742460B2 (en) | 2010-12-15 | 2014-06-03 | Transphorm Inc. | Transistors with isolation regions |
US8772842B2 (en) | 2011-03-04 | 2014-07-08 | Transphorm, Inc. | Semiconductor diodes with low reverse bias currents |
US8901604B2 (en) | 2011-09-06 | 2014-12-02 | Transphorm Inc. | Semiconductor devices with guard rings |
US9093366B2 (en) | 2012-04-09 | 2015-07-28 | Transphorm Inc. | N-polar III-nitride transistors |
US9165766B2 (en) | 2012-02-03 | 2015-10-20 | Transphorm Inc. | Buffer layer structures suited for III-nitride devices with foreign substrates |
US9171730B2 (en) | 2013-02-15 | 2015-10-27 | Transphorm Inc. | Electrodes for semiconductor devices and methods of forming the same |
US9184275B2 (en) | 2012-06-27 | 2015-11-10 | Transphorm Inc. | Semiconductor devices with integrated hole collectors |
US9245992B2 (en) | 2013-03-15 | 2016-01-26 | Transphorm Inc. | Carbon doping semiconductor devices |
US9257547B2 (en) | 2011-09-13 | 2016-02-09 | Transphorm Inc. | III-N device structures having a non-insulating substrate |
US9318593B2 (en) | 2014-07-21 | 2016-04-19 | Transphorm Inc. | Forming enhancement mode III-nitride devices |
US9443938B2 (en) | 2013-07-19 | 2016-09-13 | Transphorm Inc. | III-nitride transistor including a p-type depleting layer |
US9536966B2 (en) | 2014-12-16 | 2017-01-03 | Transphorm Inc. | Gate structures for III-N devices |
US9536967B2 (en) | 2014-12-16 | 2017-01-03 | Transphorm Inc. | Recessed ohmic contacts in a III-N device |
US9590060B2 (en) | 2013-03-13 | 2017-03-07 | Transphorm Inc. | Enhancement-mode III-nitride devices |
US10224401B2 (en) | 2016-05-31 | 2019-03-05 | Transphorm Inc. | III-nitride devices including a graded depleting layer |
US10927450B2 (en) * | 2018-12-19 | 2021-02-23 | Applied Materials, Inc. | Methods and apparatus for patterning substrates using asymmetric physical vapor deposition |
CN113766412A (en) * | 2021-11-05 | 2021-12-07 | 绍兴中芯集成电路制造股份有限公司 | Preparation method of groove with arc-shaped bottom corner and preparation method of MEMS microphone |
US11322599B2 (en) | 2016-01-15 | 2022-05-03 | Transphorm Technology, Inc. | Enhancement mode III-nitride devices having an Al1-xSixO gate insulator |
US11551966B2 (en) * | 2017-11-28 | 2023-01-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of forming semiconductor structure having layer with re-entrant profile |
US11764062B2 (en) * | 2017-11-13 | 2023-09-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming semiconductor structure |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR0172237B1 (en) * | 1995-06-26 | 1999-03-30 | 김주용 | Method of manufacturing micropattern of semiconductor device |
CN103066095B (en) * | 2013-01-14 | 2016-01-20 | 武汉新芯集成电路制造有限公司 | A kind of image sensor and manufacture method thereof |
US11856877B2 (en) | 2019-12-23 | 2023-12-26 | The University Of Canterbury | Electrical contacts for nanoparticle networks |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS547871A (en) * | 1977-06-21 | 1979-01-20 | Toshiba Corp | Pattern forming method |
JPS5569264A (en) * | 1978-11-15 | 1980-05-24 | Toshiba Corp | Etching method |
JPS56130925A (en) * | 1980-03-17 | 1981-10-14 | Matsushita Electric Ind Co Ltd | Manufacture of semiconductor device |
JPS5783034A (en) * | 1980-11-12 | 1982-05-24 | Toshiba Corp | Method for taper etching |
US4354897A (en) * | 1980-02-14 | 1982-10-19 | Fujitsu Limited | Process for forming contact through holes |
DE3215411A1 (en) * | 1982-04-24 | 1983-10-27 | Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt | Method of using a mask to produce openings in a layer on a substrate |
US4461672A (en) * | 1982-11-18 | 1984-07-24 | Texas Instruments, Inc. | Process for etching tapered vias in silicon dioxide |
US4484978A (en) * | 1983-09-23 | 1984-11-27 | Fairchild Camera & Instrument Corp. | Etching method |
US4523976A (en) * | 1984-07-02 | 1985-06-18 | Motorola, Inc. | Method for forming semiconductor devices |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59152628A (en) * | 1983-02-21 | 1984-08-31 | Toshiba Corp | Manufacture of semiconductor device |
-
1985
- 1985-04-29 US US06/728,012 patent/US4645562A/en not_active Expired - Lifetime
-
1986
- 1986-03-31 KR KR1019860700936A patent/KR900002688B1/en not_active IP Right Cessation
- 1986-03-31 JP JP61501985A patent/JPS63500411A/en active Pending
- 1986-03-31 WO PCT/US1986/000649 patent/WO1986006547A1/en active IP Right Grant
- 1986-03-31 DE DE8686902253T patent/DE3671574D1/en not_active Expired - Fee Related
- 1986-03-31 EP EP86902253A patent/EP0221093B1/en not_active Expired - Lifetime
-
1990
- 1990-10-11 HK HK811/90A patent/HK81190A/en unknown
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS547871A (en) * | 1977-06-21 | 1979-01-20 | Toshiba Corp | Pattern forming method |
JPS5569264A (en) * | 1978-11-15 | 1980-05-24 | Toshiba Corp | Etching method |
US4354897A (en) * | 1980-02-14 | 1982-10-19 | Fujitsu Limited | Process for forming contact through holes |
JPS56130925A (en) * | 1980-03-17 | 1981-10-14 | Matsushita Electric Ind Co Ltd | Manufacture of semiconductor device |
JPS5783034A (en) * | 1980-11-12 | 1982-05-24 | Toshiba Corp | Method for taper etching |
DE3215411A1 (en) * | 1982-04-24 | 1983-10-27 | Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt | Method of using a mask to produce openings in a layer on a substrate |
US4461672A (en) * | 1982-11-18 | 1984-07-24 | Texas Instruments, Inc. | Process for etching tapered vias in silicon dioxide |
US4484978A (en) * | 1983-09-23 | 1984-11-27 | Fairchild Camera & Instrument Corp. | Etching method |
US4523976A (en) * | 1984-07-02 | 1985-06-18 | Motorola, Inc. | Method for forming semiconductor devices |
Non-Patent Citations (12)
Title |
---|
IBM Journal of Research and Development, vol. 26, No. 5, Sep. 1982, A. S. Bergendahl et al, "Optimization of Plasma Processing for Silicon Gate FET Manufacturing Applications", pp. 580-589. |
IBM Journal of Research and Development, vol. 26, No. 5, Sep. 1982, A. S. Bergendahl et al, Optimization of Plasma Processing for Silicon Gate FET Manufacturing Applications , pp. 580 589. * |
IBM Technical Disclosure Bulletin, vol. 22, No. 1, Jun. 1979, J. S. Logan et al, "Process for Forming Tapered Vias in SiO2 by Reactive Ion Etching", pp. 130-132. |
IBM Technical Disclosure Bulletin, vol. 22, No. 1, Jun. 1979, J. S. Logan et al, Process for Forming Tapered Vias in SiO 2 by Reactive Ion Etching , pp. 130 132. * |
IBM Technical Disclosure Bulletin, vol. 22, No. 11, Apr. 1980, K. Chang et al, "Method for Controlling Via Sidewall Slope", pp. 4883-4885. |
IBM Technical Disclosure Bulletin, vol. 22, No. 11, Apr. 1980, K. Chang et al, Method for Controlling Via Sidewall Slope , pp. 4883 4885. * |
PATENTS ABSTRACTS OF JAPAN, Vol. 6, No. 9, (E-90) (887), 20 January 1982 & JP,A,56130925 (Matsushita) 14 October 1981 * |
Patents Abstracts of Japan, vol. 6, No. 9, Jan. 20, 1982. |
Solid State Technology, vol. 22, No. 4, Apr. 1979, P. D. Parry et al, "Antisotropic Plasma Etching of Semiconductor Materials", pp. 125-132. |
Solid State Technology, vol. 22, No. 4, Apr. 1979, P. D. Parry et al, Antisotropic Plasma Etching of Semiconductor Materials , pp. 125 132. * |
Solid State Technology, vol. 27, No. 4, Apr. 1984, J. S. Chang, "Selective Reactive Ion Etching of Silicon Dioxide", pp. 214-219. |
Solid State Technology, vol. 27, No. 4, Apr. 1984, J. S. Chang, Selective Reactive Ion Etching of Silicon Dioxide , pp. 214 219. * |
Cited By (124)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4800251A (en) * | 1985-07-16 | 1989-01-24 | Kabushiki Kaisha Toshiba | Apparatus for forming a resist pattern |
US6087267A (en) * | 1986-03-04 | 2000-07-11 | Motorola, Inc. | Process for forming an integrated circuit |
US4980270A (en) * | 1986-07-11 | 1990-12-25 | Nec Corporation | Printer circuit and a process for preparing same |
US4857141A (en) * | 1987-04-16 | 1989-08-15 | Kabushiki Kaisha Toshiba | Method of forming holes in semiconductor integrated circuit device |
US5486449A (en) * | 1989-02-07 | 1996-01-23 | Rohm Co., Ltd. | Photomask, photoresist and photolithography for a monolithic IC |
US5034091A (en) * | 1990-04-27 | 1991-07-23 | Hughes Aircraft Company | Method of forming an electrical via structure |
US5393401A (en) * | 1991-05-10 | 1995-02-28 | Knoll; Meinhard | Method of manufacturing miniaturized components of chemical and biological detection sensors that employ ion-selective membranes, and supports for such components |
US6426273B1 (en) * | 1995-01-31 | 2002-07-30 | Sony Corporation | Preprocessing method of metal film forming process |
US5728627A (en) * | 1996-11-14 | 1998-03-17 | Samsung Electronics Co., Ltd. | Methods of forming planarized conductive interconnects for integrated circuits |
US5976987A (en) * | 1997-10-03 | 1999-11-02 | Vlsi Technology, Inc. | In-situ corner rounding during oxide etch for improved plug fill |
US6218310B1 (en) * | 1998-05-12 | 2001-04-17 | Advanced Micro Devices, Inc. | RTA methods for treating a deep-UV resist mask prior to gate formation etch to improve gate profile |
US6664194B1 (en) * | 1999-03-18 | 2003-12-16 | Taiwan Semiconductor Manufacturing Company | Photoexposure method for facilitating photoresist stripping |
US6320269B1 (en) * | 1999-05-03 | 2001-11-20 | Taiwan Semiconductor Manufacturing Company | Method for preparing a semiconductor wafer to receive a protective tape |
US20040060583A1 (en) * | 2000-01-22 | 2004-04-01 | Lg. Philips Lcd Co., Ltd. | Composition for eliminating thermosetting resin |
US6910489B2 (en) * | 2000-01-22 | 2005-06-28 | Lg. Philips Lcd Co., Ltd. | Composition for eliminating thermosetting resin |
US7078348B1 (en) * | 2001-06-27 | 2006-07-18 | Advanced Micro Devices, Inc. | Dual layer patterning scheme to make dual damascene |
US20040265746A1 (en) * | 2003-06-26 | 2004-12-30 | Yates Donald L | Semiconductor processing patterning methods and constructions |
US7384727B2 (en) * | 2003-06-26 | 2008-06-10 | Micron Technology, Inc. | Semiconductor processing patterning methods |
US7358188B2 (en) | 2003-10-20 | 2008-04-15 | Micron Technology, Inc. | Method of forming conductive metal silicides by reaction of metal with silicon |
US7411254B2 (en) | 2003-10-20 | 2008-08-12 | Micron Technology, Inc. | Semiconductor substrate |
US7361605B2 (en) * | 2004-01-20 | 2008-04-22 | Mattson Technology, Inc. | System and method for removal of photoresist and residues following contact etch with a stop layer present |
US20050196967A1 (en) * | 2004-01-20 | 2005-09-08 | Savas Stephen E. | System and method for removal of photoresist and residues following contact etch with a stop layer present |
US7291555B2 (en) | 2004-04-08 | 2007-11-06 | Micron Technology, Inc. | Methods of forming a reaction product and methods of forming a conductive metal silicide by reaction of metal with silicon |
US20050277064A1 (en) * | 2004-06-14 | 2005-12-15 | Bae Systems Information & Electronic Systems Integration, Inc. | Lithographic semiconductor manufacturing using a multi-layered process |
US7229745B2 (en) | 2004-06-14 | 2007-06-12 | Bae Systems Information And Electronic Systems Integration Inc. | Lithographic semiconductor manufacturing using a multi-layered process |
US8409933B2 (en) | 2004-09-01 | 2013-04-02 | Micron Technology, Inc. | Methods of forming conductive contacts to source/drain regions and methods of forming local interconnects |
US20070015359A1 (en) * | 2004-09-01 | 2007-01-18 | Cem Basceri | Methods of forming conductive contacts to source/drain regions and methods of forming local interconnects |
US7923308B2 (en) | 2004-09-01 | 2011-04-12 | Micron Technology, Inc. | Methods of forming conductive contacts to source/drain regions and methods of forming local interconnects |
US20060246697A1 (en) * | 2004-09-01 | 2006-11-02 | Cem Basceri | Methods of forming conductive contacts to source/drain regions and methods of forming local interconnects |
US20070015358A1 (en) * | 2004-09-01 | 2007-01-18 | Cem Basceri | Methods of forming conductive contacts to source/drain regions and methods of forming local interconnects |
US7572710B2 (en) | 2004-09-01 | 2009-08-11 | Micron Technology, Inc. | Methods of forming conductive contacts to source/drain regions and methods of forming local interconnects |
US8084142B2 (en) | 2004-09-01 | 2011-12-27 | Micron Technology, Inc. | Methods of forming conductive contacts to source/drain regions and methods of forming local interconnects |
US20060141670A1 (en) * | 2004-12-29 | 2006-06-29 | Dongbuanam Semiconductor Inc. | Method of forming fine metal pattern and method of forming metal line using the same |
US7575995B2 (en) * | 2004-12-29 | 2009-08-18 | Dongbu Electronics Co., Ltd. | Method of forming fine metal pattern and method of forming metal line using the same |
US20070117376A1 (en) * | 2005-11-24 | 2007-05-24 | Dongbuanam Semiconductor Inc. | Method for fabricating a semiconductor device |
US20080160749A1 (en) * | 2006-12-27 | 2008-07-03 | Texas Instruments Incorporated | Semiconductor device and method of forming thereof |
US20090008430A1 (en) * | 2007-07-06 | 2009-01-08 | Lucent Technologies Inc. | Solder-bonding process |
US20110180388A1 (en) * | 2007-08-08 | 2011-07-28 | Ulvac, Inc. | Plasma Processing Method and Plasma Processing Apparatus |
US20090050947A1 (en) * | 2007-08-24 | 2009-02-26 | Micron Technology, Inc. | Apparatus, system, and method providing backside illuminated imaging device |
US7755123B2 (en) * | 2007-08-24 | 2010-07-13 | Aptina Imaging Corporation | Apparatus, system, and method providing backside illuminated imaging device |
US9343560B2 (en) | 2007-09-17 | 2016-05-17 | Transphorm Inc. | Gallium nitride power devices |
US8193562B2 (en) | 2007-09-17 | 2012-06-05 | Tansphorm Inc. | Enhancement mode gallium nitride power devices |
US8633518B2 (en) | 2007-09-17 | 2014-01-21 | Transphorm Inc. | Gallium nitride power devices |
US20110121314A1 (en) * | 2007-09-17 | 2011-05-26 | Transphorm Inc. | Enhancement mode gallium nitride power devices |
US8344424B2 (en) | 2007-09-17 | 2013-01-01 | Transphorm Inc. | Enhancement mode gallium nitride power devices |
US20090072269A1 (en) * | 2007-09-17 | 2009-03-19 | Chang Soo Suh | Gallium nitride diodes and integrated components |
US20090267078A1 (en) * | 2008-04-23 | 2009-10-29 | Transphorm Inc. | Enhancement Mode III-N HEMTs |
US9941399B2 (en) | 2008-04-23 | 2018-04-10 | Transphorm Inc. | Enhancement mode III-N HEMTs |
US8841702B2 (en) | 2008-04-23 | 2014-09-23 | Transphorm Inc. | Enhancement mode III-N HEMTs |
US8519438B2 (en) | 2008-04-23 | 2013-08-27 | Transphorm Inc. | Enhancement mode III-N HEMTs |
US9437708B2 (en) | 2008-04-23 | 2016-09-06 | Transphorm Inc. | Enhancement mode III-N HEMTs |
US9196716B2 (en) | 2008-04-23 | 2015-11-24 | Transphorm Inc. | Enhancement mode III-N HEMTs |
US8289065B2 (en) | 2008-09-23 | 2012-10-16 | Transphorm Inc. | Inductive load power switching circuits |
US8816751B2 (en) | 2008-09-23 | 2014-08-26 | Transphorm Inc. | Inductive load power switching circuits |
US9690314B2 (en) | 2008-09-23 | 2017-06-27 | Transphorm Inc. | Inductive load power switching circuits |
US8493129B2 (en) | 2008-09-23 | 2013-07-23 | Transphorm Inc. | Inductive load power switching circuits |
US8531232B2 (en) | 2008-09-23 | 2013-09-10 | Transphorm Inc. | Inductive load power switching circuits |
US9041065B2 (en) | 2008-12-10 | 2015-05-26 | Transphorm Inc. | Semiconductor heterostructure diodes |
US8541818B2 (en) | 2008-12-10 | 2013-09-24 | Transphorm Inc. | Semiconductor heterostructure diodes |
US8237198B2 (en) | 2008-12-10 | 2012-08-07 | Transphorm Inc. | Semiconductor heterostructure diodes |
US20110127541A1 (en) * | 2008-12-10 | 2011-06-02 | Transphorm Inc. | Semiconductor heterostructure diodes |
US9293561B2 (en) | 2009-05-14 | 2016-03-22 | Transphorm Inc. | High voltage III-nitride semiconductor devices |
US8742459B2 (en) | 2009-05-14 | 2014-06-03 | Transphorm Inc. | High voltage III-nitride semiconductor devices |
US20100289067A1 (en) * | 2009-05-14 | 2010-11-18 | Transphorm Inc. | High Voltage III-Nitride Semiconductor Devices |
US9373699B2 (en) | 2009-08-28 | 2016-06-21 | Transphorm Inc. | Semiconductor devices with field plates |
US8390000B2 (en) * | 2009-08-28 | 2013-03-05 | Transphorm Inc. | Semiconductor devices with field plates |
US8692294B2 (en) | 2009-08-28 | 2014-04-08 | Transphorm Inc. | Semiconductor devices with field plates |
US9831315B2 (en) | 2009-08-28 | 2017-11-28 | Transphorm Inc. | Semiconductor devices with field plates |
US20110049526A1 (en) * | 2009-08-28 | 2011-03-03 | Transphorm Inc. | Semiconductor Devices with Field Plates |
US9111961B2 (en) | 2009-08-28 | 2015-08-18 | Transphorm Inc. | Semiconductor devices with field plates |
US9496137B2 (en) | 2009-12-10 | 2016-11-15 | Transphorm Inc. | Methods of forming reverse side engineered III-nitride devices |
US20110140172A1 (en) * | 2009-12-10 | 2011-06-16 | Transphorm Inc. | Reverse side engineered iii-nitride devices |
US8389977B2 (en) | 2009-12-10 | 2013-03-05 | Transphorm Inc. | Reverse side engineered III-nitride devices |
US10199217B2 (en) | 2009-12-10 | 2019-02-05 | Transphorm Inc. | Methods of forming reverse side engineered III-nitride devices |
US9147760B2 (en) | 2010-12-15 | 2015-09-29 | Transphorm Inc. | Transistors with isolation regions |
US9437707B2 (en) | 2010-12-15 | 2016-09-06 | Transphorm Inc. | Transistors with isolation regions |
US8742460B2 (en) | 2010-12-15 | 2014-06-03 | Transphorm Inc. | Transistors with isolation regions |
US8895421B2 (en) | 2011-02-02 | 2014-11-25 | Transphorm Inc. | III-N device structures and methods |
US8643062B2 (en) | 2011-02-02 | 2014-02-04 | Transphorm Inc. | III-N device structures and methods |
US9224671B2 (en) | 2011-02-02 | 2015-12-29 | Transphorm Inc. | III-N device structures and methods |
US9142659B2 (en) | 2011-03-04 | 2015-09-22 | Transphorm Inc. | Electrode configurations for semiconductor devices |
US8895423B2 (en) | 2011-03-04 | 2014-11-25 | Transphorm Inc. | Method for making semiconductor diodes with low reverse bias currents |
US8716141B2 (en) | 2011-03-04 | 2014-05-06 | Transphorm Inc. | Electrode configurations for semiconductor devices |
US8772842B2 (en) | 2011-03-04 | 2014-07-08 | Transphorm, Inc. | Semiconductor diodes with low reverse bias currents |
US8901604B2 (en) | 2011-09-06 | 2014-12-02 | Transphorm Inc. | Semiconductor devices with guard rings |
US9224805B2 (en) | 2011-09-06 | 2015-12-29 | Transphorm Inc. | Semiconductor devices with guard rings |
US9257547B2 (en) | 2011-09-13 | 2016-02-09 | Transphorm Inc. | III-N device structures having a non-insulating substrate |
US9171836B2 (en) | 2011-10-07 | 2015-10-27 | Transphorm Inc. | Method of forming electronic components with increased reliability |
US8598937B2 (en) | 2011-10-07 | 2013-12-03 | Transphorm Inc. | High power semiconductor electronic components with increased reliability |
US8860495B2 (en) | 2011-10-07 | 2014-10-14 | Transphorm Inc. | Method of forming electronic components with increased reliability |
US9165766B2 (en) | 2012-02-03 | 2015-10-20 | Transphorm Inc. | Buffer layer structures suited for III-nitride devices with foreign substrates |
US9685323B2 (en) | 2012-02-03 | 2017-06-20 | Transphorm Inc. | Buffer layer structures suited for III-nitride devices with foreign substrates |
CN103367119A (en) * | 2012-03-29 | 2013-10-23 | 台湾积体电路制造股份有限公司 | Mask treatment for double patterning design |
US9257279B2 (en) * | 2012-03-29 | 2016-02-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mask treatment for double patterning design |
US20130260563A1 (en) * | 2012-03-29 | 2013-10-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mask Treatment for Double Patterning Design |
US9093366B2 (en) | 2012-04-09 | 2015-07-28 | Transphorm Inc. | N-polar III-nitride transistors |
US9490324B2 (en) | 2012-04-09 | 2016-11-08 | Transphorm Inc. | N-polar III-nitride transistors |
US9184275B2 (en) | 2012-06-27 | 2015-11-10 | Transphorm Inc. | Semiconductor devices with integrated hole collectors |
US9634100B2 (en) | 2012-06-27 | 2017-04-25 | Transphorm Inc. | Semiconductor devices with integrated hole collectors |
US9171730B2 (en) | 2013-02-15 | 2015-10-27 | Transphorm Inc. | Electrodes for semiconductor devices and methods of forming the same |
US9520491B2 (en) | 2013-02-15 | 2016-12-13 | Transphorm Inc. | Electrodes for semiconductor devices and methods of forming the same |
US9590060B2 (en) | 2013-03-13 | 2017-03-07 | Transphorm Inc. | Enhancement-mode III-nitride devices |
US10535763B2 (en) | 2013-03-13 | 2020-01-14 | Transphorm Inc. | Enhancement-mode III-nitride devices |
US10043898B2 (en) | 2013-03-13 | 2018-08-07 | Transphorm Inc. | Enhancement-mode III-nitride devices |
US9245993B2 (en) | 2013-03-15 | 2016-01-26 | Transphorm Inc. | Carbon doping semiconductor devices |
US9245992B2 (en) | 2013-03-15 | 2016-01-26 | Transphorm Inc. | Carbon doping semiconductor devices |
US9865719B2 (en) | 2013-03-15 | 2018-01-09 | Transphorm Inc. | Carbon doping semiconductor devices |
US9443938B2 (en) | 2013-07-19 | 2016-09-13 | Transphorm Inc. | III-nitride transistor including a p-type depleting layer |
US9842922B2 (en) | 2013-07-19 | 2017-12-12 | Transphorm Inc. | III-nitride transistor including a p-type depleting layer |
US10043896B2 (en) | 2013-07-19 | 2018-08-07 | Transphorm Inc. | III-Nitride transistor including a III-N depleting layer |
US9935190B2 (en) | 2014-07-21 | 2018-04-03 | Transphorm Inc. | Forming enhancement mode III-nitride devices |
US9318593B2 (en) | 2014-07-21 | 2016-04-19 | Transphorm Inc. | Forming enhancement mode III-nitride devices |
US9536966B2 (en) | 2014-12-16 | 2017-01-03 | Transphorm Inc. | Gate structures for III-N devices |
US9536967B2 (en) | 2014-12-16 | 2017-01-03 | Transphorm Inc. | Recessed ohmic contacts in a III-N device |
US11322599B2 (en) | 2016-01-15 | 2022-05-03 | Transphorm Technology, Inc. | Enhancement mode III-nitride devices having an Al1-xSixO gate insulator |
US10224401B2 (en) | 2016-05-31 | 2019-03-05 | Transphorm Inc. | III-nitride devices including a graded depleting layer |
US10629681B2 (en) | 2016-05-31 | 2020-04-21 | Transphorm Technology, Inc. | III-nitride devices including a graded depleting layer |
US11121216B2 (en) | 2016-05-31 | 2021-09-14 | Transphorm Technology, Inc. | III-nitride devices including a graded depleting layer |
US11764062B2 (en) * | 2017-11-13 | 2023-09-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming semiconductor structure |
US11551966B2 (en) * | 2017-11-28 | 2023-01-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of forming semiconductor structure having layer with re-entrant profile |
US10927450B2 (en) * | 2018-12-19 | 2021-02-23 | Applied Materials, Inc. | Methods and apparatus for patterning substrates using asymmetric physical vapor deposition |
CN113766412A (en) * | 2021-11-05 | 2021-12-07 | 绍兴中芯集成电路制造股份有限公司 | Preparation method of groove with arc-shaped bottom corner and preparation method of MEMS microphone |
CN113766412B (en) * | 2021-11-05 | 2022-02-15 | 绍兴中芯集成电路制造股份有限公司 | Preparation method of groove with arc-shaped bottom corner and preparation method of MEMS microphone |
WO2023078137A1 (en) * | 2021-11-05 | 2023-05-11 | 绍兴中芯集成电路制造股份有限公司 | Preparation method for groove having arc-shaped base angle, and preparation method for mems microphone |
Also Published As
Publication number | Publication date |
---|---|
KR900002688B1 (en) | 1990-04-23 |
WO1986006547A1 (en) | 1986-11-06 |
HK81190A (en) | 1990-10-19 |
DE3671574D1 (en) | 1990-06-28 |
EP0221093A1 (en) | 1987-05-13 |
JPS63500411A (en) | 1988-02-12 |
KR880700455A (en) | 1988-03-15 |
EP0221093B1 (en) | 1990-05-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4645562A (en) | Double layer photoresist technique for side-wall profile control in plasma etching processes | |
US6255022B1 (en) | Dry development process for a bi-layer resist system utilized to reduce microloading | |
US4687730A (en) | Lift-off technique for producing metal pattern using single photoresist processing and oblique angle metal deposition | |
KR100415088B1 (en) | method for fabricating semiconductor device | |
JPH06177089A (en) | Manufacture of semiconductor device | |
US5563098A (en) | Buried contact oxide etch with poly mask procedure | |
US5509995A (en) | Process for anisotropically etching semiconductor material | |
JP3119021B2 (en) | Method for forming contact hole in semiconductor device | |
JPH04348030A (en) | Inclined etching method | |
US5372677A (en) | Method of manufacturing semiconductor devices | |
JP3109059B2 (en) | Dry etching method | |
US6451706B1 (en) | Attenuation of reflecting lights by surface treatment | |
US20040166448A1 (en) | Method for shrinking the image of photoresist | |
JPH03278543A (en) | Manufacture of field-effect transistor | |
KR960006435B1 (en) | Manufacturing method of metal wiring of semiconductor device | |
KR100261167B1 (en) | Method for fabricating gate of semiconductor device | |
KR100396689B1 (en) | Method for manufacturing gate of semiconductor device | |
JPH0594975A (en) | Manufacture of semiconductor device | |
JP3149601B2 (en) | Method for forming contact hole in semiconductor device | |
KR100302616B1 (en) | Manufacturing method for mos transistor | |
KR930008128B1 (en) | Method for preparation of semiconductor | |
CA1260627A (en) | Lithographic image size reduction photomask | |
KR960003647B1 (en) | Method of taper etching | |
JPS6236828A (en) | Method for selective etching | |
JPS58217499A (en) | Fine working method of thin film |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HUGHES AIRCRAFT COMPANY EL SEGUNDO CALIFORNIA A CO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:LIAO, KUAN Y.;REEL/FRAME:004410/0437 Effective date: 19850327 Owner name: HUGHES AIRCRAFT COMPANY EL SEGUNDO CA A CORP OF CA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:MA, HSING-CHIEN;REEL/FRAME:004410/0433 Effective date: 19850403 Owner name: HUGHES AIRCRAFT COMPANY EL SEGUNDO CALIFORNIA A CO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:CHANG, KUANG-YEH;REEL/FRAME:004410/0435 Effective date: 19850329 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
SULP | Surcharge for late payment | ||
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: HE HOLDINGS, INC., A DELAWARE CORP., CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:HUGHES AIRCRAFT COMPANY, A CORPORATION OF THE STATE OF DELAWARE;REEL/FRAME:016087/0541 Effective date: 19971217 Owner name: RAYTHEON COMPANY, MASSACHUSETTS Free format text: MERGER;ASSIGNOR:HE HOLDINGS, INC. DBA HUGHES ELECTRONICS;REEL/FRAME:016116/0506 Effective date: 19971217 |