|Publication number||US4525246 A|
|Application number||US 06/391,969|
|Publication date||25 Jun 1985|
|Filing date||24 Jun 1982|
|Priority date||24 Jun 1982|
|Also published as||EP0112898A1, WO1984000177A1|
|Publication number||06391969, 391969, US 4525246 A, US 4525246A, US-A-4525246, US4525246 A, US4525246A|
|Inventors||Maurice E. Needham|
|Original Assignee||Hadco Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (6), Referenced by (28), Classifications (21), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This invention relates to the manufacture of printed circuit boards (PCBs) and especially to an improved process for making circuit boards of the solder-compatible type.
A circuit board of the general type to which the subject application relates is shown in U.S. Pat. No. 3,742,597. The PCB described therein is highly satisfactory but serious problems are encountered in the manufacturing process disclosed therein that tend to increase its cost and to reduce drastically the product yield. For example, the tolerances in matching electroconductive islands with preformed conductive terminal pads, without leaving gaps, proved to require excessive care. Moreover, the total number of processing steps assures that the resulting PCB must be undesirably expensive.
The general problem of manufacturing solder-compatible PCBs was then addressed by other inventors including Mack who describes a relatively complex method to overcome some of the problems inherent in the process disclosed in U.S. Pat. No. 4,104,111. Mack relied upon an extra tin/nickel coating to help assure dependable production of a suitable solder-bearing PCB. Further reference can be made to U.S. Pat. No. 4,104,111 for a good description of prior art relating to PCB manufacture.
Despite this earlier work, it has remained a problem to provide a solder-bearing PCB with a process which is, at once, both economic and dependable in that very close conductor lines may be formed and subjected to wave-soldering procedures to provide high-density, solder-compatible PCBs wherein a thin electroplated solder is used as a chemical resist during manufacture.
It is an object of the present invention to provide an improved process for making an improved resin-coated printed circuit board (PCB) whereby conductor lines may be very close to each other and yet the PCB may be wave-soldered without damage to adhesion of a resin overcoat to the board.
Another object of the invention is to provide a relatively inexpensive process for making a highly dependable PCB of the solder-compatible type.
A further object of the invention is to utilize a metallic resist material that simplifies manufacture and subsequent processing, and, in a proper case, provides a chemically protective material over copper conductors.
Other objects will be obvious to those skilled in the art on their reading of this disclosure.
The above objects have been achieved by providing a process whereby all copper-circuit portions of the PCB may be plated onto the board at once and before any solder plating is done and wherein all solder is deposited directly on the copper without intermediate metallic coatings.
Thus in the process of the invention a thin electroplated solder coating which serves as a chemically-protective material is placed directly over the copper which is to serve as the conductor. In some cases the "thin solder coating" described herein is too thin to function as a solderable metal. It serves as a chemical resist. This "thin-solder" resist may be etched from the board before finishing of the PCB. However, light solder coatings of 0.0002 inch thick or even 0.00001 inch thick, or lower are suitable for use in this application.
Preferred solders are the lead/tin solders known to the art. However other solder-compatible resist metals which are not higher melting than lead/tin solders may also be used in some circumstances.
Also the term "solder-functional" is used to define solder layers which, even if initially of poor soldering quality, are of suitable thickness to be converted to a solder-functional layer with the heat-treatment sometimes called "reflow" in the PCB art.
In the application and accompanying drawings there is shown and described a preferred embodiment of the invention and suggested various alternatives and modifications thereof, but it is to be understood that these are not intended to be exhaustive and that other changes and modifications can be made within the scope of the invention. These suggestions herein are selected and included for purposes of illustration in order that others skilled in the art will more fully understand the invention and the principles thereof and will be able to modify it and embody it in a variety of forms, each as may be best suited in the condition of a particular case.
FIGS. 1 through 6 show a sequence of various stages in the manufacture of a circuit board according to the invention:
FIG. 1 shows a copper-covered circuit board blank.
FIG. 2 shows the board of FIG. 1 after processing to place masking material 14 over the non-circuit area thereof.
FIG. 3 shows the board of FIG. 2 further processed to add more copper over the circuit areas thereof.
FIG. 4 shows the board of FIG. 3 with a further masking material added over the masking material of FIG. 2 and the circuit paths but not those portions of the circuits forming hole pads and hole surfaces (barrels).
FIG. 5 shows the board of FIG. 4 with a thin solder coating selectively plated over the hole pads and barrels.
FIG. 6 shows the board of FIG. 5 with making materials and a copper base layer removed.
As illustrated in FIG. 1, a circuit board substrate blank 10 is drilled to form holes like hole 11 and, after appropriate cleaning, the top surface and the walls of holes 11 are coated with a very thin layer 12 of copper, all as well known in the art of making PCBs.
After the circuit board is so prepared, a coating of a photopolymerizable plating resist of the aqueous type is placed on the surface of the plate. Such plating resist are well-known in the art. Thereupon, a light screen, i.e., an ultraviolet mask is placed over the surface of board. The screen protects the masking material from ultraviolet light. The resist-coated structure is exposed to ultraviolet light. Where the mask has been so protected from light, the nonpolymerized portion of the mask can be readily removed by use of well-known developer chemicals. After the removable mask material has been washed off with a developer chemical, there remains a coating of photopolymerized masking material 14 over portions of the thin copper coating. In other areas, i.e., those defining the circuit paths, pads and the surfaces, sometimes called barrels, of the holes, 11 the thin copper 12 remains on the surface. (See FIG. 2).
Thereupon, the board of FIG. 2 is copper plated over the area from which the mask material has been removed, i.e., over the pads, other conductive paths, and hole surfaces. A copper coating 16 of about 0.0005 inches to 0.005 inches of copper is used. (See FIG. 3). A copper coating of 0.0015 inches is suitable for most applications.
At this point, a further masking material, preferably a protective ink of the alkaline-strippable type, plating resist 18, is selectively coated over the structure of FIG. 3 (See FIG. 4) to cover original mask material 14. The circuit paths 16a are also covered but pads and interior surfaces (i.e., barrels) of the holes exposed.
Next, a thin coating 20 of about 0.00001 to 0.0003 inches of solder (say, tin/lead solder) is electroplated over the exposed pads and hole surfaces: (See FIG. 5). This coating, particularly when in the range of 0.00001 to 0.0002 inches thick acts as a chemical resist during subsequent processing and will serve as a protective layer for underlying copper during storage.
At this point all the necessary copper and solder are on the PCB. It is then necessary to remove the remaining masking materials, 14 and 18. This can be done, in the illustrative case, by using a caustic stripping agent of the type well known in the art. The next step is to remove the thin copper coating from those areas of the board not meant to conduct electrical current. This is accomplished by a flash etch which removes that portion of thin copper layer 12 which had heretofore been protected by mask material 14. FIG. 6 illustrates the PCB after the masking material 14 and 18 and that portion of copper layer 12, once protected by the mask, have been removed.
The PCB, as seen in FIG. 6 is, typically, finished (by the initial manufacturer or his customer) by placing a final, permanent, non-conductive masking material over circuit board conductor lines defined by 16a portions of the circuit boards to which subsequent soldered connections need not be made.
Also, after the masking, the electroplated solder is heated, as is known in the art, to the extent necessary to place it in a lower-melting, solder-like form than is the case with the electroplated solder layer. This is typically accomplished by a brief heating within the range of 390° to 425° F. When solder coatings of less than about 0.0003 inches are used, the material will not be solder-functional. Nevertheless the heat treatment helps to improve adhesion and the continuity of the copper coating.
The resulting circuit board will be of excellent quality, as measured by its ability to withstand and facilitate solder-wave-type addition of connections, a process wherein the PCB may experience temperatures as high as 475°-500° F. This is true even when the conductor pattern is such that the conductor lines are but a few thousandths of one inch apart from one another and the conductor lines are very thin.
The procedure of Example 1 is followed except that
(A) A very light solder plating is electroplated over the copper plate 16 as is shown in FIG. 3 before masking (18) step shown in FIG. 4. The light-solder coating serves as a resist and is conveniently from about 0.00001 to 0.0003 inches thick and covers not only pads and hole barrels, but also covers the conductor lines or circuit paths as indicated at 16a.
(B) A heavier solder coating, up to 0.004 inches, but more usually about 0.002 inches of solder is electroplated on in place of solder plate 20 as shown in FIG. 5. The electroplated coating, on subsequent heat-treatment will be converted to a eutectic solder composition.
(C) The foregoing changes, A and B, from the procedure of Example 1 allow a less critical etching step when one is removing the original copper coating 12.
In the procedure described above, the solder coating from step A remains on the copper conductor areas. It is not limited to the pads, i.e. areas around the holes, and the holes barrels, i.e. surfaces within the holes.
However, it should be noted that one function of the light solder resist has been to provide a chemical protection during processing, e.g. during etching. Therefore, in some situations, it may be desirable to remove the thin solder from the circuit paths by a further etch before further processing.
The procedure of Example 2 is followed with the following changes.
(A) The second masking step 18 is omitted and, instead of adding mask 18, one proceeds directly to the stripping of mask 14.
(B) There is no additional soldering after the light-soldering step.
The light solder of FIG. 2 from the circuit pattern usually remains on the product to serve as a protective layer. It can be removed before finish processing if the customer so desires.
As used in the following claims, the term solder is used to describe a low-melting metallic material such as tin-lead. However, it is not meant to indicate that the material is always thick enough to function as a solder. For example, a 0.0001 inch-thick electroplated coating functions well as a protective layer but not as solder-facilitating means.
It is noted, however, that even when an immobile, thin, metallic coating is used, the coating is subjected to the same heating step. The primary function of such a coating in this arrangement is to increase the adhesion of solder to copper and, to a certain extent to heal defects in the coating. However, the term "reflow" usually used to describe thermal post-treatment of solder is a misnomer when applied to the coatings such as the 0.0002-inch protective coatings which are used in the processes of the invention.
It is also to be understood that the following claims are intended to cover all of the generic and specific features of the invention herein described and all statements of the scope of the invention which might be said to fall therebetween.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US2872391 *||28 Jun 1955||3 Feb 1959||Ibm||Method of making plated hole printed wiring boards|
|US3483615 *||28 Mar 1966||16 Dec 1969||Rca Corp||Printed circuit boards|
|US3673680 *||14 Dec 1970||4 Jul 1972||California Computer Products||Method of circuit board with solder coated pattern|
|US3742597 *||17 Mar 1971||3 Jul 1973||Hadco Printed Circuits Inc||Method for making a coated printed circuit board|
|US4104111 *||3 Aug 1977||1 Aug 1978||Mack Robert L||Process for manufacturing printed circuit boards|
|US4304640 *||21 Jan 1980||8 Dec 1981||Nevin Electric Limited||Method of plating solder onto printed circuit boards|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US4605471 *||27 Jun 1985||12 Aug 1986||Ncr Corporation||Method of manufacturing printed circuit boards|
|US4650548 *||4 Nov 1985||17 Mar 1987||Dr.-Ing. Max Schlotter Gmbh & Co. Kg||Process for preserving the solderability of through hole plated printed circuit boards|
|US5218761 *||8 Apr 1992||15 Jun 1993||Nec Corporation||Process for manufacturing printed wiring boards|
|US5358622 *||16 Jun 1993||25 Oct 1994||Firma Korsten & Goossens||Procedure for the production of printed circuit boards provided with pads for the insertion of SMDs|
|US5863406 *||6 Jul 1995||26 Jan 1999||International Business Machines Corp.||Method of manufacturing a printed circuit board|
|US7120033 *||16 Jul 2002||10 Oct 2006||Siemens Aktiengesellschaft||Electrically conducting bonding connection|
|US7594322 *||16 Nov 2007||29 Sep 2009||Micron Technology, Inc.||Methods of fabricating substrates including at least one conductive via|
|US7602272||24 Aug 2007||13 Oct 2009||Multi-Fineline Electronix, Inc.||Miniature circuitry and inductive components and methods for manufacturing same|
|US7603772||13 Mar 2007||20 Oct 2009||Micron Technology, Inc.||Methods of fabricating substrates including one or more conductive vias|
|US7608904||12 Mar 2007||27 Oct 2009||Micron Technology, Inc.||Semiconductor device components with conductive vias and systems including the components|
|US7656263||18 Sep 2008||2 Feb 2010||Multi-Fineline Electronix, Inc.||Miniature circuitry and inductive components and methods for manufacturing same|
|US7666788||12 Mar 2007||23 Feb 2010||Micron Technology, Inc.||Methods for forming conductive vias in semiconductor device components|
|US7690110 *||24 Aug 2007||6 Apr 2010||Multi-Fineline Electronix, Inc.||Methods for manufacturing miniature circuitry and inductive components|
|US7701039||31 Mar 2006||20 Apr 2010||Micron Technology, Inc.||Semiconductor devices and in-process semiconductor devices having conductor filled vias|
|US8148263||29 Dec 2009||3 Apr 2012||Micron Technology, Inc.||Methods for forming conductive vias in semiconductor device components|
|US9287207||24 Feb 2012||15 Mar 2016||Micron Technology, Inc.||Methods for forming conductive vias in semiconductor device components|
|US20020127772 *||10 May 2001||12 Sep 2002||Charles W.C. Lin.||Bumpless flip chip assembly with solder via|
|US20030019664 *||16 Jul 2002||30 Jan 2003||Kurt Gross||Electrically conducting bonding connection|
|US20040238370 *||7 May 2004||2 Dec 2004||International Business Machines Corporation||Printed circuit board manufacturing method|
|US20050178657 *||5 Apr 2005||18 Aug 2005||Kirby Kyle K.||Systems and methods of plating via interconnects|
|US20060180940 *||31 Mar 2006||17 Aug 2006||Kirby Kyle K||Semiconductor devices and in-process semiconductor devices having conductor filled vias|
|US20060254808 *||12 Jul 2006||16 Nov 2006||Farnworth Warren M||Substrate precursor structures|
|US20070166991 *||12 Mar 2007||19 Jul 2007||Nishant Sinha||Methods for forming conductive vias in semiconductor device components|
|US20070169343 *||13 Mar 2007||26 Jul 2007||Farnworth Warren M||Methods of fabricating substrates including one or more conductive vias|
|US20070170595 *||12 Mar 2007||26 Jul 2007||Nishant Sinha||Semiconductor device components with conductive vias and systems including the components|
|US20070294888 *||24 Aug 2007||27 Dec 2007||Whittaker Ronald W||Miniature circuitry and inductive components and methods for manufaturing same|
|US20080060193 *||16 Nov 2007||13 Mar 2008||Micron Technology, Inc.||Methods of fabricating substrates including at least one conductive via|
|US20100133661 *||29 Dec 2009||3 Jun 2010||Micron Technology, Inc.||Methods for forming conductive vias in semiconductor device components|
|U.S. Classification||205/125, 29/852, 174/262|
|International Classification||H05K3/34, H05K3/06, H05K3/42, H05K3/24, H05K3/10|
|Cooperative Classification||H05K2203/0361, H05K3/062, H05K2203/0723, H05K3/3452, Y10T29/49165, H05K3/427, H05K2203/0574, H05K3/3473, H05K3/243, H05K3/108, H05K2203/043|
|European Classification||H05K3/24D, H05K3/34F4|
|26 Jul 1982||AS||Assignment|
Owner name: HADCO PRINTED CIRCUITS, INC.; 10 MANOR PARKWAY, SA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:NEEDHAM, MAURICE E.;REEL/FRAME:004026/0054
Effective date: 19820604
|12 Dec 1988||FPAY||Fee payment|
Year of fee payment: 4
|27 Jun 1993||LAPS||Lapse for failure to pay maintenance fees|
|14 Sep 1993||FP||Expired due to failure to pay maintenance fee|
Effective date: 19930627