US20170271288A1 - Multi-chip package and manufacturing method - Google Patents
Multi-chip package and manufacturing method Download PDFInfo
- Publication number
- US20170271288A1 US20170271288A1 US15/611,812 US201715611812A US2017271288A1 US 20170271288 A1 US20170271288 A1 US 20170271288A1 US 201715611812 A US201715611812 A US 201715611812A US 2017271288 A1 US2017271288 A1 US 2017271288A1
- Authority
- US
- United States
- Prior art keywords
- component
- conductor pattern
- chip package
- contact
- package
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L24/09—Structure, shape, material or disposition of the bonding areas after the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
- H05K1/188—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or attaching to a structure having a conductive layer, e.g. a metal foil, such that the terminals of the component are connected to or adjacent to the conductive layer before embedding, and by using the conductive layer, which is patterned after embedding, at least partially for connecting the component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/24145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73217—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92142—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92144—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92244—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06524—Electrical connections formed on device or on substrate, e.g. a deposited or grown layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19102—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
- H01L2924/19104—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device on the semiconductor or solid-state device, i.e. passive-on-chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/0969—Apertured conductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/303—Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
- H05K3/305—Affixing by adhesive
Definitions
- the invention relates to a component package for more than one component and a component-package manufacturing method.
- the component packaging to which the invention relates is the packaging of semiconductor components.
- the component being packaged can also be a passive component, for example, a ceramic-based passive component.
- the component is any component whatever that is suitable for packaging.
- multi-chip package also refers to component packages, in which the component being packaged is a component or chip other than a semiconductor chip, though semiconductor chips are one very important application.
- the placing of several components in a single package seeks to make the structure smaller than one that contains corresponding components packaged separately.
- one objective in multi-chip packages is a high component density.
- 3D packaging When very small and high-quality solutions have been sought in component packages, so-called 3D packaging has been used.
- One of the oldest 3D packaging solutions has been to stack simple TSOP, QFP, or CSP-type packages on top of each other.
- a suitable intermediate board in which suitable vias and contacts have been made, is placed between packages that are stacked on top of each other.
- Another alternative has been to use a substrate, in which contacts are made for each package to be assembled, for example, with the aid of wire connections.
- So-called SiP-technique for its part, comprises chip-level packages stacked on top of each other, the PoP and PiP techniques (Package-on-Package and Package-in-Package), as well as multi-chip modules, (MCM/MCP).
- MCM/MCP multi-chip modules
- FC flip-chip
- Patent application publication US 2002/0045290 discloses one such solution, in which the lower components can certainly be attached to the substrate using the flip-chip technique, but the connections of the upper components must be made using wire-connection technology, so that the necessary space for the connector wires and for connecting them must be reserved around the components.
- the present invention is intended to develop further the technology relating to multi-chip packages and for this purpose create a new package construction and method for manufacturing it.
- the invention is based on having not only an inverted lower component but also on attaching at least one upper component to the package structure when inverted, i.e. in such a way that the contact terminals on the surface of the component face towards the conductor pattern, to which the contact terminals are connected electrically with the aid of contact elements.
- a multi-chip package which comprises conductor pattern and insulation, and inside the insulation, a first and second component of which contact terminals face towards the same conductor pattern and are connected conductively to this conductor pattern.
- the first component is at least partly located between the second component and a conductor pattern and at least the contact terminals of the second component are connected to the conductor pattern with the aid of contact elements.
- a method for manufacturing a multi-chip package, which multi-chip package comprises a conductor pattern, insulation, and a first and second component inside the insulation.
- the first and second components are positioned in such a way that the contact terminals of the components face towards the same conductor pattern and at least part of the first component remains between the second component and this conductor pattern.
- the contact terminals of the first and second component are connected conductively to the same conductor pattern.
- conductor pattern thus refers to a conductor pattern formed by one planar conductor layer of the package or circuit board.
- conductor patterns there are several such conductor patterns in layers, in such a way that, in the thickness direction of the package or circuit board, the conductor patterns are separated from each other by an insulator layer.
- the invention provides an opportunity to implement many interesting embodiments, which can offer advantages in at least some applications.
- the contact elements required for the connection of the upper chip too are manufactured in such a way that the contact elements extend between the contact terminals and the conductor pattern mainly only in the thickness direction of the package.
- the contact elements can be made substantially shorter than in the wire-connection technique, in which the connection wires also extend to a significant extent in the width direction of the package.
- the shorter contact element takes up less space and, in some embodiments, can provide better electrical properties for the connection.
- the term thickness direction of the package refers to the direction that is at right angles to surface of the conductor pattern and against the surfaces of the contact terminals of the components.
- the direction that is at right angles to the thickness direction is referred to as the width direction of the package.
- the main surfaces of the components are thus surfaces parallel to the width direction of the package and the conductors of the conductor pattern are intended to conduct electricity in the width direction of the package.
- embodiments can also be used to allow the manufacture of multi-chip packages with a very high packaging density.
- the contact structure such as a contact element
- the contact structure is mainly formed of copper, in such a way that a first layer of copper is grown by a chemical growing method and additional copper is grown on top of this by an electrochemical growing method.
- the contacts of both the first semiconductor chip and the second semiconductor chip are manufactured using the same method.
- contact elements possessing a similar or corresponding structure are manufactured on the surfaces of the contact terminals of both semiconductor chips, with, however, the difference that the contact elements connected to the contact terminals of the first semiconductor chip are generally lower and narrower.
- the multi-chip package can also include more than two semiconductor chips.
- the semiconductor chips can be located in two or more layers. One layer can thus contain more than one component.
- the components are in two layers, in such a way that there is more than one component between the upper component and the conductor pattern.
- the components are in three or more layers.
- the lower component is entirely between the upper component and the conductor-pattern.
- only part of the lower component is between the upper component and the conductor pattern.
- the upper component is also connected to a conductor pattern on the opposite side.
- the component is thus connected to a conductor pattern in the direction of both of its principal surfaces.
- the lower component does not extend between the contact areas of the upper component and the conductor pattern.
- the component package is equal in size in the width direction to the largest component located in the package.
- the lower component extends between the conductor pattern and the contact area of at least one upper component, in which case a perforated layer is manufactured between the lower and upper components, for the manufacture of contacts.
- passive components can be included or integrated in a multi-chip package.
- FIG. 1 presents a cross-section of a multi-chip package according to one embodiment.
- FIG. 2 presents a cross-section of part of a multi-chip package according to a second embodiment.
- FIGS. 3A-3J present intermediate stages in a manufacturing method according to one embodiment.
- FIG. 4 presents a cross-section of a multi-chip package manufactured using the method of one of FIGS. 3A-3J .
- FIGS. 5A-5C present intermediate stages in a manufacturing method according to a second embodiment.
- FIG. 6 presents a cross-section of a multi-chip package manufactured using the method of one of FIGS. 5A-5C .
- FIGS. 7A-7I present component lay-out examples of multichip packages according to some embodiments of the invention.
- the direction of view is from bottom side of the modules. That is, the bottom component is closer to the conductive layer 1 .
- FIG. 1 presents a cross-section of a multi-chip package.
- the package of FIG. 1 comprises a first conductor pattern 1 and a second conductor pattern 6 , as well as insulation 2 between them.
- a second conductor pattern 6 forms a unified conductor plane or conductor plate on the rear surface of the package. Such a conductor plane can be exploited, for example, to reduce the electromagnetic interference effect between the semiconductor chips and the environment of the package.
- the multi-chip package of FIG. 1 comprises a first semiconductor chip 3 , the contact terminals 4 of which are connected conductively to the conductor pattern 1 , located inside insulation 2 .
- the semiconductor chip 3 is a so-called bumpless type of component, so that the contact terminals 4 are contact pads made in the semiconductor factory on the surface of the semiconductor chip 3 .
- the contact terminals can be formed from contact bumps grown on top of the contact pads, or from purely the base metallurgical layer.
- the term base metallurgical layer refers to metal coatings thinner than a normal bump, which can also be used as a base layer in a bump-manufacturing process.
- the semiconductor chip 3 is positioned in such a way that the contact terminals face towards the conductor pattern 1 , i.e. they are on that surface of the semiconductor chip 3 that is on the conductor pattern 1 side.
- the contact terminals of the semiconductor chip 3 are connected to the conductor pattern either directly, or anisotropically by means of a conductive layer. Direct connection can be implemented, for example, by the ultrasound bonding or thermo-compression methods.
- the contact terminals can be structural components made from any conductor material whatever suitable for the purpose. Such structural components can be made from, for example, conductor paste, conductive adhesive, some other conductive polymer, or metal. Generally, however, the best contacts are obtained by manufacturing the contact elements by growing them from metal using a chemical and/or chemical method.
- the multi-chip package of FIG. 1 also comprises a second semiconductor chip 13 located inside the insulation 2 .
- the contact terminals 14 of the second semiconductor chip 13 face towards the conductor pattern 1 .
- the contact terminals 14 of the second semiconductor chip 13 are connected conductively to the same conductor pattern 1 as the contact terminals of the first semiconductor chip 3 .
- the second semiconductor chip 13 is a so-called bumped component, i.e. a component, on the surface of the contact pads of which contact bumps are grown before the component is attached to the package structure.
- the second semiconductor chip 13 is located on top of the first semiconductor chip 3 , i.e. the first semiconductor chip 3 is located between the second semiconductor chip 13 and the conductor pattern 1 . For this reason, the contact terminals 14 of the second semiconductor chip 13 remain at a distance from the conductor pattern 1 and the conductive connection is formed by means of contact elements 15 .
- the contact elements 15 too can be structural components manufactured from any conductor material whatever suitable for the purpose. However, the contact elements 15 are preferably manufactured by growing at least one metal on the surfaces of the contact terminals 14 using a chemical and/or electrochemical method.
- the multi-chip package of FIG. 1 comprises contact balls 10 , for creating external contacts. These contact balls are made directly on the surface of the conductor pattern 1 .
- FIG. 2 presents a cross-section of part of a multi-chip package like the multi-chip package of FIG. 1 .
- the second semiconductor chip 13 too is bumpless.
- both the contact terminals 4 of the first semiconductor chip 3 and the contact terminals 14 of the second semiconductor chip 13 are formed of contact pads on the surface of the semiconductor chip.
- FIG. 2 also presents the insulation 2 and the first contact elements 5 and the second contact elements 15 , which penetrate the insulation 2 between the contact terminals 4 and 14 and the conductor pattern 1 .
- the figure shows an arrow 9 indicating the thickness direction of the multi-chip package.
- the width w of the first contact elements 5 is about 30 micrometres and the height h about 10 micrometres.
- the height h is in this case measured in the thickness direction 9 of the multi-chip package and corresponds to the distance between the surface of the contact terminal 4 and the surface of the conductor pattern 1 , i.e. at the same time it is also the distance between the surface of the contact terminal 4 and the surface of the insulation 2 .
- the width w max is the greatest width of the contact element in a direction at right angles to the height. Generally, the width w max is less than or equal to the corresponding contact terminal 4 .
- the width w min on the other hand is the smallest width of the contact element in a direction at right angles to the height.
- the height h is less than or equal to the width w min .
- Typical numerical values for the first contact elements 5 are width w max in the range 10-80 micrometres, usually in the range 20-50 micrometres and height h in the range 0-30 micrometres, usually in the range 2-10 micrometres.
- the widths w min and w max of the second contact elements 15 are about 100 micrometres while the height h is about 100 micrometres.
- the height h, the width w min , the width w max and the ratios between them are defined correspondingly to the above description in connection with the second contact elements 5 .
- Typical numerical values for the second contact elements 15 are widths w min and w max in the range 10-200 micrometres, usually in the range 50-120 micrometres, and height h in the range 10-200 micrometres, usually in the range 50-120 micrometres.
- widths w min and w max can differ significantly from each other to correspond to the shape of the contact elements.
- the cross-section of the contact element is circular, in which case w min will be essentially equal to w max .
- h the height of the contact element in a direction at right angles to the surface of the contact terminal and corresponds to the distance between the surface of the contact terminal 4 , 14 and the surface of the conductor pattern 1 , i.e. also to the distance between the surface of the contact terminal 4 , 14 and the surface of the insulation 2
- w min smallest width w min of the contact element in the direction of the surface of the contact terminal
- k a constant, which is at least 0.5 and preferably at least 1.
- the contact elements 5 , 15 extend between the contact terminals 4 , 14 and the conductor pattern 1 , mainly only in the thickness direction 9 of the multi-chip package.
- the contact elements 5 , 15 do not extend in the width direction of the multi-chip package substantially outside the contact terminals 4 , 14 .
- the projection of each contact element 5 , 15 on a plane running through the surface of the conductor pattern 1 remains at least substantially inside the projection of the corresponding contact terminal 4 , 14 .
- the contact element 5 , 15 is manufactured to be narrower, in such a way that the projection of each contact element 5 , 15 on a plane running through the surface of the conductor pattern 1 is entirely inside the projection of the corresponding contact terminal 4 , 14 .
- Such contact elements 5 , 15 can be manufactured to be short, so that they take up only a little space.
- the embodiment differ essentially from the known contacting manners using wire bonding, in which the connector wires are run over long distances in the width direction of the package.
- Combining the short contact elements 5 , 15 and the first and second semiconductor chip 3 , 13 in the same conductor pattern 1 also permits very short conductor runs between the semiconductor chips 3 , 13 .
- Such a conductor run which runs from the surface 4 of the contact terminal of the first semiconductor chip through the conductor pattern 1 and the contact element 5 , 15 to the surface of the contact terminal 14 of the second semiconductor chip, can have a length of, for example, less than 500 micrometres. The length of the conductor run can even be designed in such a way that it is less than 250 micrometres.
- the actual contact elements 5 , 15 can each consist of a cylindrical conductor piece. Such a conductor piece can be manufactured by, for example, filling an opening made in the insulation 2 with a conductor material.
- each cylindrical conductor piece contains a metal core, which is metallurgically of a single piece with the conductor pattern 1 . This is implemented in such a way that, when the contact elements 5 , 15 are manufactured, metal is grown in both the conductor piece forming the contact element 5 , 15 and in the conductor pattern, so that the metal core of the contact element 5 , 15 joins continuously and without an interface to the material of the conductor pattern 1 .
- the multi-chip package is sought to be designed in such a way that the heights h of the contact elements 5 , 15 are less than 500 micrometres and preferably at most 200 micrometres, even as little as less than 100 micrometres.
- the height h of the contact elements 5 of the first semiconductor chip is preferably less than 25 micrometres, even as little as less than 5 micrometres.
- FIGS. 1 and 2 can be exploited, for example, as the separate multi-chip packages depicted in FIG. 1 , or alternatively in such a way that the multi-chip packages is manufactured as part of a more extensive circuit module.
- the multi-chip package can thus also be a fixed part of a multi-layer circuit board, in such a way that the conductor pattern 1 joins one of the conductor-pattern layers of the multi-layer circuit board and the insulation 2 is part of at least one of the insulating layers of the multi-layer circuit board.
- a multi-chip package according to the embodiments of FIGS. 1 and 2 , or some other corresponding multi-chip package can be manufactured in such a way that a package blank is manufactured, which comprises a thin insulator or conductor board or a layered board, which comprises insulator and conductor layers.
- the method can be planned in such a way that part of the material of the conductor board or conductor layer will form the conductor pattern 1 or part of the conductor pattern 1 .
- the possible insulator board or insulator layer of the package blank too can be designed to be utilized as part of the multi-chip package.
- the first semiconductor chip 3 is attached to the package blank, in such a way that the contact terminals 4 of the first semiconductor chip 3 face towards the board of the package blank.
- the second semiconductor chip 13 is attached on top of the first semiconductor chip 3 in a corresponding manner. It is also possible to proceed in such a way that the first and second semiconductor chips 3 , 13 are first of all attached on top of each other and then the totality that they form is attached to the package blank.
- insulating material and, if desired, conductor layers can be connected to the package blank using, for example, laminating technology. It is then also possible to manufacture the insulation 2 , which encloses the semiconductor chips 3 , 13 inside it. As stated above, part of the insulation 2 can, of course, be brought to the structure already as part of the package blank.
- the contact terminals 4 , 14 of the semiconductor chips 3 , 13 can be connected conductively to this conductor material, for example, in this stage.
- the conductor material is patterned to form a conductor pattern 1 .
- the conductor material can be patterned to form a conductor pattern also before the manufacture of the conductor connection.
- the actual connection can be performed, for example, in such a way that contact holes 7 , 17 are opened in the insulation 2 at the locations of the contact terminals 4 , 14 and contact elements, which extend to make a contact with the material of the conductor pattern 1 , are manufactured from a conductor material on the surfaces of the contact terminals 4 , 14 in the contact holes 7 , 17 .
- the material of the conductor patterns can be added or grown on the surface of the package blank, for example, in the same stage and using the same method, by which the conductor material of the contact elements 5 , 15 is brought to the structure.
- One good method for manufacturing the contact elements 5 , 15 and, if necessary, the conductor pattern 1 is to grow at least one metal in the structure, using a chemical and/or electrochemical growing method.
- the manufacture of a multi-chip package can also be performed as part of the manufacturing method of a multi-layer circuit board, in which case the multi-chip package is integrated to form part of the multi-layer circuit board.
- Embodiments of such manufacturing methods are described in the following, but the following methods are also equally suitable for the manufacture of separate multi-chip packages.
- Separate multi-chip packages can also be manufactured in such a way that, as in the following embodiments, larger panels are made, which comprise several multi-chip packages, and the multi-chip packages are cut from the finished panels.
- FIGS. 3A-3J present one possible manufacturing method.
- manufacture is started from a blank shown in FIG. 3A , which comprises an insulator layer 20 and a conductor layer 21 .
- FIG. 3B contact openings 22 are made in the blank at the locations of the future contact elements.
- the insulator layer 20 is removed out of the road of the components and their contact terminals.
- FIG. 3C the first semiconductor chip 3 is attached to the blank with the aid of a layer of adhesive 23 , in such a way that the contact terminals of the first semiconductor chip 3 are aligned with the corresponding contact openings 22 . After this, the structure shown in FIG. 3D is achieved.
- a new layer of adhesive 24 which covers the rear surface of the first semiconductor chip 3 , is added to the blank.
- FIG. 3F the contact-terminal-side surface of the second semiconductor chip 13 is pressed against this layer of adhesive 24 and thus the second semiconductor chip 13 is attached to the blank.
- the contact terminals 14 are aligned with the corresponding contact openings 22 .
- FIG. 3G shows the method stage shown in FIG. 3G .
- addition insulating-material boards 25 which come together with the insulator layer 20 to form the insulation 2 of the multi-chip package or circuit board, are laminated onto the blank.
- a conductor film 26 from which, for example, the second conductor pattern 6 shown in FIG. 1 can be formed, is at the same time laminated onto the opposite surface.
- FIG. 3H shows the blank after the lamination stage.
- the material that has entered the contact openings 22 during the gluing and lamination is removed.
- This can be easily done using, for example, a CO 2 laser, in such a way that the conductor layer 21 is used as a mask.
- the contact openings 22 can be opened into precisely the correct shape and size and in the correct locations, according to the contact openings 22 opened already earlier in the conductor layer 21 .
- a through hole 27 penetrating the insulation 2 is made.
- FIG. 3J shows the blank after this stage. Manufacturing is continued by patterning the conductor layers on the surfaces of the blank, in order to create the conductor surfaces 1 and 6 .
- FIG. 4 presents part of the circuit board or multi-chip package manufactured in this way.
- Manufacture in the manner shown in FIG. 5A starts from a blank, in which there is a very thin insulation layer 20 on the surface of the conductor layer 21 , which need not be removed from under the first semiconductor chip 3 .
- An insulation layer 20 of this kind can be used, for example, to improve the adhesion between the conductor layer 21 and the adhesive and to ensure that air bubbles that may remain in the adhesive layer do not create poorly insulating channels between the semiconductor chip 3 and the conductor pattern 1 .
- Contact openings 22 are also made in the blank.
- FIG. 5B presents an adaptation, in which the first and second semiconductor chips 3 , 13 are attached to each other before the semiconductor chips are attached to the blank shown in FIG. 5A with the aid of an adhesive layer 23 .
- the embodiment of FIG. 5B differs from the embodiment described above also in that the first semiconductor chip 3 is bumpless, i.e. the contact terminals are essentially on the plane of the surface of the semiconductor chip 3 .
- FIG. 5C additional layers are laminated onto the blank shown in FIG. 5 B.
- the method stages described above in connection with FIGS. 3I and 3J are performed and the circuit board or multi-chip package shown in FIG. 6 is made.
- the manufacture of the structures shown in FIGS. 4 and 6 can also continue by making additional insulation and conductor layers on the surface of the structure and thus a multi-layer circuit board structure can be manufactured around the multi-chip package.
- the size of the package can be increased in the width direction.
- the first semiconductor chip 3 comprises numerous contact terminals 4 over the surface of the semiconductor chip 3 .
- the second semiconductor chip 13 for its part, contains relatively few contact terminals 14 and these are located close to the edges of the semiconductor chip 13 .
- the first semiconductor chip 3 can be, for example, a microprocessor and the second semiconductor chip 13 can be a memory chip.
- FIGS. 7A-7I present some possible examples of the lay-outs of multichip packages according to embodiments of the invention. A person skilled in the art can readily contemplate further lay-outs within the scope of the invention.
- the packages disclosed in FIGS. 7A-7I can be manufactured by means of the embodiments described above, or by their modifications. Also the technical details and parameters disclosed in the above embodiments are applicable, but not limiting, to the embodiments of FIGS. 7A-7I .
- the basic principle for placing components of in the embodiments of FIGS. 7A-7I is that top and bottom components overlap each other either wholly or partly. Comparing to previous examples, the first semiconductor chip 3 equals to the bottom component and the second semiconductor chip 13 equals to the top component in the following examples described with reference to FIGS. 7A-7I .
- module area reduction can be achieved by placing the components wholly or partially on top of each others.
- the bottom component 3 can be fully located underneath the top component 13 body area.
- the final module size is limited by the top component 13 body size enabling a true chip scale package.
- the top 13 and bottom 3 components may still be placed on top of each in an effective way by overlapping the top and bottom components.
- a very powerful overlapping can be achieved by fabricating a redistribution layer on the top component surface.
- a redistribution layer can be designed on the top component surfaces to guide all signals from their original terminal area locations to one edge or side of the component that is not overlapping with the bottom components 3 and by this way vertically connect the top component 13 signal paths to the conductive layer 21 .
- the present invention does not have any restrictions for the placing locations of the top components 13 as long as there remains enough surface area on the top component to fabricate vertical interconnections between the top component 13 and conductive layer 21 . This enables a lot greater degree of design freedom than with the existing technologies.
- the upper die solder balls need to be organized peripherally on each side of the die or to the opposite sides of the die on one or more rows to provide support for the upper component during the assembly and before reflow soldering.
- overlapping is not possible and module embodiments presented on FIGS. 7A-7I cannot be realized.
- the distance cannot be long and it should be preferably as short as possible.
- the distance has been a major problem in prior art technologies how to locate for example 100-200 pin processor and memory components as near as possible without increasing the area of the package.
- the aims for short connection distance can be achieved.
- active components can be embedded with the presented multichip packaging technology as well.
- discrete components resistor, capacitors and inductors
- a dash line describes a package outline.
- Solid lined component with increasing diagonal inner ruling describes a top component.
- Solid lined component with decreasing diagonal inner ruling describes a bottom component.
- Solid black areas are the top component's contact areas.
- Solid gray areas are the bottom component's contact areas.
- a discrete component is described as a rectangle having in its both ends either solid black or solid gray contact areas, depending on the discrete component's location (top or bottom) in the embodiment.
- FIG. 7A presents an example of a complete stacked package application including two multi-pin components according to an embodiment of the invention.
- FIG. 7B presents an example of a partly stacked package application including two multi-pin components according to an embodiment of the invention.
- FIG. 7C presents an example of a partly stacked package application including two multi-pin components and discrete components on the bottom component level according to an embodiment of the invention.
- FIG. 7D presents an example of a stacked package application including one multi-pin component on the top component level and discrete components on the bottom component level according to an embodiment of the invention.
- FIG. 7E presents an example of a stacked package application including discrete components on the top component level and one multi-pin component on the bottom component level according to an embodiment of the invention.
- FIG. 7F presents an example of a partly stacked package application including two multi-pin components on the top component level and one multi-pin component on the bottom component level according to an embodiment of the invention.
- FIG. 7G presents an example of a partly and unsymmetrical stacked package application including four multi-pin components on the top component level and one multi-pin component on the bottom component level according to an embodiment of the invention.
- the unsymmetrical assembly comes when two components, namely the bottom component is compared to each of top component level component.
- FIG. 7H presents another example of a partly and unsymmetrical stacked package application including four multi-pin components on the top component level and one multi-pin component on the bottom component level according to an embodiment of the invention.
- the unsymmetrical assembly comes when two components, namely the bottom component is compared to each of top component level component.
- the top component level components are designed for better redistribution (RDL) capabilities.
- FIG. 7I presents another example of a partly and unsymmetrical stacked package application including three multi-pin components according to an embodiment of the invention.
Abstract
Manufacturing method and a multi-chip package, which comprises a conductor pattern and insulation, and, inside the insulation, a first component, the contact terminals of which face towards the conductor pattern and are conductively connected to the conductor pattern. The multi-chip package also comprises inside the insulation a second semiconductor chip, the contact terminals of which face towards the same conductor pattern and are conductively connected through contact elements to this conductor pattern. The semiconductor chips are located in such a way that the first semiconductor chip is located between the second semiconductor chip and the conductor pattern.
Description
- The invention relates to a component package for more than one component and a component-package manufacturing method.
- One particular application of the component packaging to which the invention relates is the packaging of semiconductor components. However, the component being packaged can also be a passive component, for example, a ceramic-based passive component. Generally, the component is any component whatever that is suitable for packaging.
- The prior art discloses several different kinds of component packages, i.e. multi-chip packages, containing several semiconductor components. In the present document, the term multi-chip package also refers to component packages, in which the component being packaged is a component or chip other than a semiconductor chip, though semiconductor chips are one very important application. The placing of several components in a single package seeks to make the structure smaller than one that contains corresponding components packaged separately. Thus, one objective in multi-chip packages is a high component density.
- When very small and high-quality solutions have been sought in component packages, so-called 3D packaging has been used. One of the oldest 3D packaging solutions has been to stack simple TSOP, QFP, or CSP-type packages on top of each other. A suitable intermediate board, in which suitable vias and contacts have been made, is placed between packages that are stacked on top of each other. Another alternative has been to use a substrate, in which contacts are made for each package to be assembled, for example, with the aid of wire connections.
- So-called SiP-technique (System-in-Package), for its part, comprises chip-level packages stacked on top of each other, the PoP and PiP techniques (Package-on-Package and Package-in-Package), as well as multi-chip modules, (MCM/MCP). In most existing multi-chip packages, the electrical connection of the components to the package structure are made with the aid of wire bonding. Other alternatives are flip-chip (FC) techniques and soldered contacts.
- Solutions using wire bonding have many drawbacks when attempting to make solutions of a small size. Wire connections unavoidably take up space and otherwise restrict the design of the geometry of the package. In the PoP and PiP techniques, on the other hand, two or more packages are set on top of each other, or integrated inside each other. In these solutions, wire connections are typically required to make the connections between the packages. In addition, in the PoP and PiP techniques costs become relatively high, due to the multi-stage packaging process.
- Problems also arise in the flip-chip technique, if it is wished to attach two components on top of each other on the same substrate. The placing and connection of the upper component will then be very difficult. Patent application publication US 2002/0045290 discloses one such solution, in which the lower components can certainly be attached to the substrate using the flip-chip technique, but the connections of the upper components must be made using wire-connection technology, so that the necessary space for the connector wires and for connecting them must be reserved around the components.
- In patent application publication US 2005/0006142, an attempt is made to create a thin solution by placing two chips on top of each other, in such a way that the electrical contacts of the chips are made in two different conductor patterns, between which the chips are located. In the case of some applications, such a solution has the problem that the electrical contact between the chips of top of each other must be designed to run through two separate conductor-pattern layers and a via connecting them. The electrical properties of such a connection are not optimal, particularly when transmitting radio-frequency signals.
- Thus, features that make the solutions non-optimal in many applications are associated with known multi-chip packages.
- The present invention is intended to develop further the technology relating to multi-chip packages and for this purpose create a new package construction and method for manufacturing it.
- The invention is based on having not only an inverted lower component but also on attaching at least one upper component to the package structure when inverted, i.e. in such a way that the contact terminals on the surface of the component face towards the conductor pattern, to which the contact terminals are connected electrically with the aid of contact elements.
- According to an aspect of the invention there is provided a multi-chip package, which comprises conductor pattern and insulation, and inside the insulation, a first and second component of which contact terminals face towards the same conductor pattern and are connected conductively to this conductor pattern. The first component is at least partly located between the second component and a conductor pattern and at least the contact terminals of the second component are connected to the conductor pattern with the aid of contact elements.
- According to another aspect of the invention, a method is created for manufacturing a multi-chip package, which multi-chip package comprises a conductor pattern, insulation, and a first and second component inside the insulation. According to the method, the first and second components are positioned in such a way that the contact terminals of the components face towards the same conductor pattern and at least part of the first component remains between the second component and this conductor pattern. In addition, the contact terminals of the first and second component are connected conductively to the same conductor pattern.
- The term conductor pattern thus refers to a conductor pattern formed by one planar conductor layer of the package or circuit board. In multi-layer packages or circuit boards, there are several such conductor patterns in layers, in such a way that, in the thickness direction of the package or circuit board, the conductor patterns are separated from each other by an insulator layer.
- The invention provides an opportunity to implement many interesting embodiments, which can offer advantages in at least some applications.
- For example, an embodiment becomes possible, in which as in the case of the lower component the contact elements required for the connection of the upper chip too are manufactured in such a way that the contact elements extend between the contact terminals and the conductor pattern mainly only in the thickness direction of the package. Thus, the contact elements can be made substantially shorter than in the wire-connection technique, in which the connection wires also extend to a significant extent in the width direction of the package. The shorter contact element takes up less space and, in some embodiments, can provide better electrical properties for the connection.
- As will already have become apparent above, the term thickness direction of the package refers to the direction that is at right angles to surface of the conductor pattern and against the surfaces of the contact terminals of the components. On the other hand, the direction that is at right angles to the thickness direction is referred to as the width direction of the package. The main surfaces of the components are thus surfaces parallel to the width direction of the package and the conductors of the conductor pattern are intended to conduct electricity in the width direction of the package.
- Thus, if desired, embodiments can also be used to allow the manufacture of multi-chip packages with a very high packaging density.
- With the aid of an embodiment, it also possible to manufacture contacts in both the first and the second semiconductor chip, in such a way that the contact structure, such as a contact element, forms a unified metal structure in the thickness direction of the package, which is metallurgically compatible with both the contact terminal of the semiconductor chip and the material of the conductor pattern of the package. In one embodiment, the contact structure is mainly formed of copper, in such a way that a first layer of copper is grown by a chemical growing method and additional copper is grown on top of this by an electrochemical growing method.
- In one embodiment, the contacts of both the first semiconductor chip and the second semiconductor chip are manufactured using the same method. Thus, contact elements possessing a similar or corresponding structure are manufactured on the surfaces of the contact terminals of both semiconductor chips, with, however, the difference that the contact elements connected to the contact terminals of the first semiconductor chip are generally lower and narrower.
- Of course, with the aid of embodiments, the multi-chip package can also include more than two semiconductor chips. The semiconductor chips can be located in two or more layers. One layer can thus contain more than one component.
- In one embodiment, the components are in two layers, in such a way that there is more than one component between the upper component and the conductor pattern.
- In one embodiment, the components are in three or more layers.
- In one embodiment, the lower component is entirely between the upper component and the conductor-pattern.
- In another embodiment, only part of the lower component is between the upper component and the conductor pattern.
- In one embodiment, the upper component is also connected to a conductor pattern on the opposite side. The component is thus connected to a conductor pattern in the direction of both of its principal surfaces.
- In one embodiment, the lower component does not extend between the contact areas of the upper component and the conductor pattern. In a special case of such an embodiment, the component package is equal in size in the width direction to the largest component located in the package.
- In another embodiment, the lower component extends between the conductor pattern and the contact area of at least one upper component, in which case a perforated layer is manufactured between the lower and upper components, for the manufacture of contacts.
- If desired, it is possible to use embodiments to manufacture a multi-chip package, the size of which is only slightly larger than that of the largest semiconductor chip contained in the package. Thus, it is possible to manufacture a real chip-level package that contains two or more semiconductor chips.
- With the aid of some embodiments, it is also possible to improve the signal quality, especially compared to constructions using the wire-connection technique. A better signal quality can be achieved on the one hand thanks to the shorter conductors. On the other hand, the quality and reliability of the contact itself can also be improved, compared to the wire-connection technique. With the aid of embodiments, it is also possible to achieve a low parasitic inductance for the connection and for the entire multi-chip package, because the conductor runs between the chips can be designed to be short.
- Further, with the aid of embodiments, passive components can be included or integrated in a multi-chip package.
- In the following, the invention is examined with the aid of examples and with reference to the accompanying drawings.
-
FIG. 1 presents a cross-section of a multi-chip package according to one embodiment. -
FIG. 2 presents a cross-section of part of a multi-chip package according to a second embodiment. -
FIGS. 3A-3J present intermediate stages in a manufacturing method according to one embodiment. -
FIG. 4 presents a cross-section of a multi-chip package manufactured using the method of one ofFIGS. 3A-3J . -
FIGS. 5A-5C present intermediate stages in a manufacturing method according to a second embodiment. -
FIG. 6 presents a cross-section of a multi-chip package manufactured using the method of one ofFIGS. 5A-5C . -
FIGS. 7A-7I present component lay-out examples of multichip packages according to some embodiments of the invention. InFIGS. 7A-7I , the direction of view is from bottom side of the modules. That is, the bottom component is closer to theconductive layer 1. -
FIG. 1 presents a cross-section of a multi-chip package. The package ofFIG. 1 comprises afirst conductor pattern 1 and asecond conductor pattern 6, as well asinsulation 2 between them. In the embodiment ofFIG. 1 , asecond conductor pattern 6 forms a unified conductor plane or conductor plate on the rear surface of the package. Such a conductor plane can be exploited, for example, to reduce the electromagnetic interference effect between the semiconductor chips and the environment of the package. - The multi-chip package of
FIG. 1 comprises afirst semiconductor chip 3, thecontact terminals 4 of which are connected conductively to theconductor pattern 1, located insideinsulation 2. Thesemiconductor chip 3 is a so-called bumpless type of component, so that thecontact terminals 4 are contact pads made in the semiconductor factory on the surface of thesemiconductor chip 3. Alternatively, the contact terminals can be formed from contact bumps grown on top of the contact pads, or from purely the base metallurgical layer. In this case, the term base metallurgical layer refers to metal coatings thinner than a normal bump, which can also be used as a base layer in a bump-manufacturing process. Thesemiconductor chip 3 is positioned in such a way that the contact terminals face towards theconductor pattern 1, i.e. they are on that surface of thesemiconductor chip 3 that is on theconductor pattern 1 side. - The contact terminals of the
semiconductor chip 3 are connected to the conductor pattern either directly, or anisotropically by means of a conductive layer. Direct connection can be implemented, for example, by the ultrasound bonding or thermo-compression methods. The contact terminals can be structural components made from any conductor material whatever suitable for the purpose. Such structural components can be made from, for example, conductor paste, conductive adhesive, some other conductive polymer, or metal. Generally, however, the best contacts are obtained by manufacturing the contact elements by growing them from metal using a chemical and/or chemical method. - The multi-chip package of
FIG. 1 also comprises asecond semiconductor chip 13 located inside theinsulation 2. Thecontact terminals 14 of thesecond semiconductor chip 13 face towards theconductor pattern 1. Thecontact terminals 14 of thesecond semiconductor chip 13 are connected conductively to thesame conductor pattern 1 as the contact terminals of thefirst semiconductor chip 3. In the embodiment ofFIG. 1 , thesecond semiconductor chip 13 is a so-called bumped component, i.e. a component, on the surface of the contact pads of which contact bumps are grown before the component is attached to the package structure. - The
second semiconductor chip 13 is located on top of thefirst semiconductor chip 3, i.e. thefirst semiconductor chip 3 is located between thesecond semiconductor chip 13 and theconductor pattern 1. For this reason, thecontact terminals 14 of thesecond semiconductor chip 13 remain at a distance from theconductor pattern 1 and the conductive connection is formed by means ofcontact elements 15. As described above, thecontact elements 15 too can be structural components manufactured from any conductor material whatever suitable for the purpose. However, thecontact elements 15 are preferably manufactured by growing at least one metal on the surfaces of thecontact terminals 14 using a chemical and/or electrochemical method. - In addition, the multi-chip package of
FIG. 1 comprisescontact balls 10, for creating external contacts. These contact balls are made directly on the surface of theconductor pattern 1. -
FIG. 2 presents a cross-section of part of a multi-chip package like the multi-chip package ofFIG. 1 . However, unlike the package ofFIG. 1 , in the package ofFIG. 2 thesecond semiconductor chip 13 too is bumpless. In other words, in the package ofFIG. 2 both thecontact terminals 4 of thefirst semiconductor chip 3 and thecontact terminals 14 of thesecond semiconductor chip 13 are formed of contact pads on the surface of the semiconductor chip.FIG. 2 also presents theinsulation 2 and thefirst contact elements 5 and thesecond contact elements 15, which penetrate theinsulation 2 between thecontact terminals conductor pattern 1. In addition, the figure shows anarrow 9 indicating the thickness direction of the multi-chip package. - In the embodiment of
FIG. 2 , the width w of thefirst contact elements 5 is about 30 micrometres and the height h about 10 micrometres. The height h is in this case measured in thethickness direction 9 of the multi-chip package and corresponds to the distance between the surface of thecontact terminal 4 and the surface of theconductor pattern 1, i.e. at the same time it is also the distance between the surface of thecontact terminal 4 and the surface of theinsulation 2. The width wmax is the greatest width of the contact element in a direction at right angles to the height. Generally, the width wmax is less than or equal to thecorresponding contact terminal 4. The width wmin on the other hand is the smallest width of the contact element in a direction at right angles to the height. Generally, the height h is less than or equal to the width wmin. Typical numerical values for thefirst contact elements 5 are width wmax in the range 10-80 micrometres, usually in the range 20-50 micrometres and height h in the range 0-30 micrometres, usually in the range 2-10 micrometres. - In the embodiment of
FIG. 2 , the widths wmin and wmax of thesecond contact elements 15 are about 100 micrometres while the height h is about 100 micrometres. The height h, the width wmin, the width wmax and the ratios between them are defined correspondingly to the above description in connection with thesecond contact elements 5. Typical numerical values for thesecond contact elements 15 are widths wmin and wmax in the range 10-200 micrometres, usually in the range 50-120 micrometres, and height h in the range 10-200 micrometres, usually in the range 50-120 micrometres. - The widths wmin and wmax can differ significantly from each other to correspond to the shape of the contact elements. In special cases, the cross-section of the contact element is circular, in which case wmin will be essentially equal to wmax.
- In the following, the multi-chip packages is described in greater detail, with reference to details and to the embodiments of
FIG. 1 andFIG. 2 . - The ratio, already referred to above, between the width wmin and the height h of the
contact element -
- in which
h=the height of the contact element in a direction at right angles to the surface of the contact terminal and corresponds to the distance between the surface of thecontact terminal conductor pattern 1, i.e. also to the distance between the surface of thecontact terminal insulation 2,
wmin=smallest width wmin of the contact element in the direction of the surface of the contact terminal, and
k=a constant, which is at least 0.5 and preferably at least 1. - In the embodiments of the figures, the
contact elements contact terminals conductor pattern 1, mainly only in thethickness direction 9 of the multi-chip package. Thus, thecontact elements contact terminals contact element conductor pattern 1 remains at least substantially inside the projection of thecorresponding contact terminal FIG. 2 , thecontact element contact element conductor pattern 1 is entirely inside the projection of thecorresponding contact terminal Such contact elements - Combining the
short contact elements second semiconductor chip same conductor pattern 1 also permits very short conductor runs between thesemiconductor chips surface 4 of the contact terminal of the first semiconductor chip through theconductor pattern 1 and thecontact element contact terminal 14 of the second semiconductor chip, can have a length of, for example, less than 500 micrometres. The length of the conductor run can even be designed in such a way that it is less than 250 micrometres. - The
actual contact elements insulation 2 with a conductor material. In one embodiment, each cylindrical conductor piece contains a metal core, which is metallurgically of a single piece with theconductor pattern 1. This is implemented in such a way that, when thecontact elements contact element contact element conductor pattern 1. - Generally, the multi-chip package is sought to be designed in such a way that the heights h of the
contact elements contact elements 5 of the first semiconductor chip is preferably less than 25 micrometres, even as little as less than 5 micrometres. - The embodiments of
FIGS. 1 and 2 can be exploited, for example, as the separate multi-chip packages depicted inFIG. 1 , or alternatively in such a way that the multi-chip packages is manufactured as part of a more extensive circuit module. The multi-chip package can thus also be a fixed part of a multi-layer circuit board, in such a way that theconductor pattern 1 joins one of the conductor-pattern layers of the multi-layer circuit board and theinsulation 2 is part of at least one of the insulating layers of the multi-layer circuit board. - A multi-chip package according to the embodiments of
FIGS. 1 and 2 , or some other corresponding multi-chip package can be manufactured in such a way that a package blank is manufactured, which comprises a thin insulator or conductor board or a layered board, which comprises insulator and conductor layers. The method can be planned in such a way that part of the material of the conductor board or conductor layer will form theconductor pattern 1 or part of theconductor pattern 1. The possible insulator board or insulator layer of the package blank too can be designed to be utilized as part of the multi-chip package. In the method, thefirst semiconductor chip 3 is attached to the package blank, in such a way that thecontact terminals 4 of thefirst semiconductor chip 3 face towards the board of the package blank. Thesecond semiconductor chip 13 is attached on top of thefirst semiconductor chip 3 in a corresponding manner. It is also possible to proceed in such a way that the first andsecond semiconductor chips - After this, additional insulating material and, if desired, conductor layers can be connected to the package blank using, for example, laminating technology. It is then also possible to manufacture the
insulation 2, which encloses thesemiconductor chips insulation 2 can, of course, be brought to the structure already as part of the package blank. - If the package blank contains a conductor board or conductor layer, the
contact terminals semiconductor chips conductor pattern 1. Of course, the conductor material can be patterned to form a conductor pattern also before the manufacture of the conductor connection. The actual connection can be performed, for example, in such a way that contact holes 7, 17 are opened in theinsulation 2 at the locations of thecontact terminals conductor pattern 1, are manufactured from a conductor material on the surfaces of thecontact terminals conductor patterns 1, the material of the conductor patterns can be added or grown on the surface of the package blank, for example, in the same stage and using the same method, by which the conductor material of thecontact elements contact elements conductor pattern 1 is to grow at least one metal in the structure, using a chemical and/or electrochemical growing method. - The manufacture of a multi-chip package can also be performed as part of the manufacturing method of a multi-layer circuit board, in which case the multi-chip package is integrated to form part of the multi-layer circuit board. Embodiments of such manufacturing methods are described in the following, but the following methods are also equally suitable for the manufacture of separate multi-chip packages. Separate multi-chip packages can also be manufactured in such a way that, as in the following embodiments, larger panels are made, which comprise several multi-chip packages, and the multi-chip packages are cut from the finished panels.
-
FIGS. 3A-3J present one possible manufacturing method. In the method, manufacture is started from a blank shown inFIG. 3A , which comprises aninsulator layer 20 and aconductor layer 21. According toFIG. 3B ,contact openings 22 are made in the blank at the locations of the future contact elements. In addition, theinsulator layer 20 is removed out of the road of the components and their contact terminals. InFIG. 3C , thefirst semiconductor chip 3 is attached to the blank with the aid of a layer of adhesive 23, in such a way that the contact terminals of thefirst semiconductor chip 3 are aligned with thecorresponding contact openings 22. After this, the structure shown inFIG. 3D is achieved. - According to
FIG. 3E , a new layer of adhesive 24, which covers the rear surface of thefirst semiconductor chip 3, is added to the blank. According toFIG. 3F , the contact-terminal-side surface of thesecond semiconductor chip 13 is pressed against this layer of adhesive 24 and thus thesecond semiconductor chip 13 is attached to the blank. Thecontact terminals 14 are aligned with thecorresponding contact openings 22. - In the method stage shown in
FIG. 3G , addition insulating-material boards 25, which come together with theinsulator layer 20 to form theinsulation 2 of the multi-chip package or circuit board, are laminated onto the blank. Aconductor film 26, from which, for example, thesecond conductor pattern 6 shown inFIG. 1 can be formed, is at the same time laminated onto the opposite surface.FIG. 3H shows the blank after the lamination stage. - In
FIG. 3I , the material that has entered thecontact openings 22 during the gluing and lamination is removed. This can be easily done using, for example, a CO2 laser, in such a way that theconductor layer 21 is used as a mask. In that case, thecontact openings 22 can be opened into precisely the correct shape and size and in the correct locations, according to thecontact openings 22 opened already earlier in theconductor layer 21. At the same time, a throughhole 27 penetrating theinsulation 2 is made. - In the next stage, one or more metals are grown on the surfaces of the blank, using first of all at least one chemical growing method and, after that, by increasing the layer thickness using at least one electromechanical growing method, if it is necessary to increase the layer thickness.
FIG. 3J shows the blank after this stage. Manufacturing is continued by patterning the conductor layers on the surfaces of the blank, in order to create the conductor surfaces 1 and 6.FIG. 4 presents part of the circuit board or multi-chip package manufactured in this way. - Of course, the method described above can be modified in many ways. The following describes some of such alternative embodiments with reference to
FIGS. 5A-5C . - Manufacture in the manner shown in
FIG. 5A starts from a blank, in which there is a verythin insulation layer 20 on the surface of theconductor layer 21, which need not be removed from under thefirst semiconductor chip 3. Aninsulation layer 20 of this kind can be used, for example, to improve the adhesion between theconductor layer 21 and the adhesive and to ensure that air bubbles that may remain in the adhesive layer do not create poorly insulating channels between thesemiconductor chip 3 and theconductor pattern 1. Contactopenings 22 are also made in the blank. -
FIG. 5B , for its part, presents an adaptation, in which the first andsecond semiconductor chips FIG. 5A with the aid of anadhesive layer 23. The embodiment ofFIG. 5B differs from the embodiment described above also in that thefirst semiconductor chip 3 is bumpless, i.e. the contact terminals are essentially on the plane of the surface of thesemiconductor chip 3. - According to
FIG. 5C , additional layers are laminated onto the blank shown in FIG. 5B. After this, the method stages described above in connection withFIGS. 3I and 3J are performed and the circuit board or multi-chip package shown inFIG. 6 is made. Of course, the manufacture of the structures shown inFIGS. 4 and 6 can also continue by making additional insulation and conductor layers on the surface of the structure and thus a multi-layer circuit board structure can be manufactured around the multi-chip package. - If the I/O density of the package is high, such additional layers may be necessary in order to make the required vias. In addition to, or instead of the addition of layers, the size of the package can be increased in the width direction. In one embodiment, the
first semiconductor chip 3 comprisesnumerous contact terminals 4 over the surface of thesemiconductor chip 3. Thesecond semiconductor chip 13, for its part, contains relativelyfew contact terminals 14 and these are located close to the edges of thesemiconductor chip 13. In such an embodiment, thefirst semiconductor chip 3 can be, for example, a microprocessor and thesecond semiconductor chip 13 can be a memory chip. -
FIGS. 7A-7I present some possible examples of the lay-outs of multichip packages according to embodiments of the invention. A person skilled in the art can readily contemplate further lay-outs within the scope of the invention. The packages disclosed inFIGS. 7A-7I can be manufactured by means of the embodiments described above, or by their modifications. Also the technical details and parameters disclosed in the above embodiments are applicable, but not limiting, to the embodiments ofFIGS. 7A-7I . - The basic principle for placing components of in the embodiments of
FIGS. 7A-7I is that top and bottom components overlap each other either wholly or partly. Comparing to previous examples, thefirst semiconductor chip 3 equals to the bottom component and thesecond semiconductor chip 13 equals to the top component in the following examples described with reference toFIGS. 7A-7I . - There are advantages for this kind of arrangement. Primarily, module area reduction can be achieved by placing the components wholly or partially on top of each others. According to an embodiment of the invention, the
bottom component 3 can be fully located underneath thetop component 13 body area. The final module size is limited by thetop component 13 body size enabling a true chip scale package. In case such a beneficial positioning cannot be achieved, the top 13 andbottom 3 components may still be placed on top of each in an effective way by overlapping the top and bottom components. - A very powerful overlapping can be achieved by fabricating a redistribution layer on the top component surface. For example, a redistribution layer can be designed on the top component surfaces to guide all signals from their original terminal area locations to one edge or side of the component that is not overlapping with the
bottom components 3 and by this way vertically connect thetop component 13 signal paths to theconductive layer 21. In other words, the present invention does not have any restrictions for the placing locations of thetop components 13 as long as there remains enough surface area on the top component to fabricate vertical interconnections between thetop component 13 andconductive layer 21. This enables a lot greater degree of design freedom than with the existing technologies. For example on stacked flip chip solutions the upper die solder balls need to be organized peripherally on each side of the die or to the opposite sides of the die on one or more rows to provide support for the upper component during the assembly and before reflow soldering. In such prior techniques, overlapping is not possible and module embodiments presented onFIGS. 7A-7I cannot be realized. - In addition to the increased package density advantage, by locating top and bottom component closer to each other the signal pathways become shorter, improving the package overall electrical performance. For example, in high speed i.e. high bit-rate applications between a processor and memory components, the distance cannot be long and it should be preferably as short as possible. There has been a major problem in prior art technologies how to locate for example 100-200 pin processor and memory components as near as possible without increasing the area of the package. According to an embodiment of the invention, by overlapping wholly or partly for example a processor and memory components, the aims for short connection distance can be achieved.
- Naturally, other than active components can be embedded with the presented multichip packaging technology as well. For example discrete components (resistors, capacitors and inductors) can be included either on top or bottom layers or both layers.
- Now back to
FIGS. 7A-7I in which: a dash line describes a package outline. Solid lined component with increasing diagonal inner ruling describes a top component. Solid lined component with decreasing diagonal inner ruling describes a bottom component. Solid black areas are the top component's contact areas. Solid gray areas are the bottom component's contact areas. A discrete component is described as a rectangle having in its both ends either solid black or solid gray contact areas, depending on the discrete component's location (top or bottom) in the embodiment. -
FIG. 7A presents an example of a complete stacked package application including two multi-pin components according to an embodiment of the invention. -
FIG. 7B presents an example of a partly stacked package application including two multi-pin components according to an embodiment of the invention. -
FIG. 7C presents an example of a partly stacked package application including two multi-pin components and discrete components on the bottom component level according to an embodiment of the invention. -
FIG. 7D presents an example of a stacked package application including one multi-pin component on the top component level and discrete components on the bottom component level according to an embodiment of the invention. -
FIG. 7E presents an example of a stacked package application including discrete components on the top component level and one multi-pin component on the bottom component level according to an embodiment of the invention. -
FIG. 7F presents an example of a partly stacked package application including two multi-pin components on the top component level and one multi-pin component on the bottom component level according to an embodiment of the invention. -
FIG. 7G presents an example of a partly and unsymmetrical stacked package application including four multi-pin components on the top component level and one multi-pin component on the bottom component level according to an embodiment of the invention. The unsymmetrical assembly comes when two components, namely the bottom component is compared to each of top component level component. -
FIG. 7H presents another example of a partly and unsymmetrical stacked package application including four multi-pin components on the top component level and one multi-pin component on the bottom component level according to an embodiment of the invention. The unsymmetrical assembly comes when two components, namely the bottom component is compared to each of top component level component. In this embodiment the top component level components are designed for better redistribution (RDL) capabilities. -
FIG. 7I presents another example of a partly and unsymmetrical stacked package application including three multi-pin components according to an embodiment of the invention. - The examples described above depict some possible processes and products, with the aid of which our invention can be exploited. However, our invention is not restricted to the embodiments described above, but instead the invention covers other different kinds of process too and their end products, to the full extent of the Claims and taking equivalence interpretation into account. The invention is also not restricted to the structures and methods depicted in the examples, but instead it will be obvious to one skilled in the art that different applications of our invention can be used to manufacture very many different kinds of multi-chip packages, electronics modules, and circuit boards, which can even differ greatly from the examples described above. The components and circuit of the figures are thus shown only by way of illustration. Thus, many alterations can be made to the structures and processes of the examples described above, while nevertheless not deviating from the basic idea according to the invention.
Claims (20)
1. A multi-chip package comprising:
a conductor pattern;
a first component and a second component both embedded in an insulation such that the first component is located between the conductor pattern and the second component;
the first component and the second component both comprising contact terminals facing towards the conductor pattern; and
contact elements between the contact terminals of the second component and the conductor pattern, the contact elements containing electrochemically grown copper;
wherein the contact terminals of the second component are electrically connected to the conductor pattern over conductor paths each running through one of said contact elements.
2. The multi-chip package of claim 1 , wherein the first component is a microprocessor and the second component is a memory.
3. The multi-chip package of claim 1 , wherein the contact elements extend between the contact terminals of the second component and the conductor pattern principally only in the thickness direction of the multi-chip package.
4. The multi-chip package of claim 1 , wherein the first component is located entirely between the second component and the conductor pattern.
5. The multi-chip package of claim 1 , wherein the contact elements are mainly formed of copper.
6. The multi-chip package of claim 5 , wherein the contact elements have a height, the height being in the range of 10 to 200 micrometres.
7. The multi-chip package of claim 1 , wherein the conductor pattern is in one planar layer in the multi-chip package.
8. The multi-chip package of claim 7 , comprising further conductor patterns in further planar layers in the multi-chip package, wherein the conductor patterns are separated from each other by insulator in the thickness direction of the multi-chip package.
9. A multi-chip package comprising:
a planar conductor pattern;
a first component embedded in an insulation on the planar conductor pattern, the first component having first contact terminals facing towards the planar conductor pattern and conductively connected to the planar conductor pattern by means of first contact elements; and
a second component embedded in the insulation on the planar conductor pattern such that the first component is located between the second component and the planar conductor pattern, the second component having second contact terminals facing towards the planar conductor pattern and conductively connected to the planar conductor pattern by means of second contact elements, each second contact element comprising a metal core made of electrochemically grown copper.
10. The multi-chip package of claim 9 , wherein the first component is a microprocessor and the second component is a memory.
11. The multi-chip package of claim 10 , wherein the microprocessor is located entirely between the memory and the planar conductor pattern.
12. The multi-chip package of claim 9 , wherein each first contact element comprises at least one layer of electrochemically grown copper.
13. The multi-chip package of claim 9 , wherein the second contact elements extend between the contact terminals of the second component and the planar conductor pattern principally only in the thickness direction of the multi-chip package.
14. The multi-chip package of claim 13 , wherein the second contact elements have a height in the thickness direction of the multi-chip package, the height being in the range of 10 to 200 micrometres.
15. The multi-chip package of claim 9 , wherein at least one first contact terminal is electrically connected to at least one second contact terminal over a conductor path, which conductor path consists of part of the planar conductor pattern as well as one of the first contact elements and one of the second contact elements.
16. The multi-chip package of claim 9 , wherein each second contact element is a cylindrical conductor piece.
17. A multi-chip package comprising:
a conductor pattern;
a microprocessor and a memory embedded in the multi-chip package such that the microprocessor is located between the conductor pattern and the memory, the microprocessor and the memory both comprising contact terminals facing towards the conductor pattern;
first contact elements between the conductor pattern and the contact terminals of the microprocessor;
second contact elements between the conductor pattern and the contact terminals of the memory, each second contact element made of copper and having a height of 10 to 200 micrometres.
18. The multi-chip package of claim 17 , wherein each second contact element has a width of 10 to 200 micrometres.
19. The multi-chip package of claim 18 , wherein the second contact elements extend between the conductor pattern and the contact terminals of memory principally only in the thickness direction of the multi-chip package.
20. The multi-chip package of claim 17 , wherein the microprocessor is located entirely between the memory and the conductor pattern.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/611,812 US20170271288A1 (en) | 2008-07-22 | 2017-06-02 | Multi-chip package and manufacturing method |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FI20085739A FI122217B (en) | 2008-07-22 | 2008-07-22 | Multi-chip package and manufacturing method |
FI20085739 | 2008-07-22 | ||
US12/506,519 US8659134B2 (en) | 2008-07-22 | 2009-07-21 | Multi-chip package and manufacturing method |
US14/161,735 US9691724B2 (en) | 2008-07-22 | 2014-01-23 | Multi-chip package and manufacturing method |
US15/611,812 US20170271288A1 (en) | 2008-07-22 | 2017-06-02 | Multi-chip package and manufacturing method |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/161,735 Continuation US9691724B2 (en) | 2008-07-22 | 2014-01-23 | Multi-chip package and manufacturing method |
Publications (1)
Publication Number | Publication Date |
---|---|
US20170271288A1 true US20170271288A1 (en) | 2017-09-21 |
Family
ID=39677616
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/506,519 Active 2031-03-25 US8659134B2 (en) | 2008-07-22 | 2009-07-21 | Multi-chip package and manufacturing method |
US14/161,735 Active US9691724B2 (en) | 2008-07-22 | 2014-01-23 | Multi-chip package and manufacturing method |
US15/611,812 Abandoned US20170271288A1 (en) | 2008-07-22 | 2017-06-02 | Multi-chip package and manufacturing method |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/506,519 Active 2031-03-25 US8659134B2 (en) | 2008-07-22 | 2009-07-21 | Multi-chip package and manufacturing method |
US14/161,735 Active US9691724B2 (en) | 2008-07-22 | 2014-01-23 | Multi-chip package and manufacturing method |
Country Status (2)
Country | Link |
---|---|
US (3) | US8659134B2 (en) |
FI (1) | FI122217B (en) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8735735B2 (en) | 2010-07-23 | 2014-05-27 | Ge Embedded Electronics Oy | Electronic module with embedded jumper conductor |
US9842818B2 (en) | 2016-03-28 | 2017-12-12 | Intel Corporation | Variable ball height on ball grid array packages by solder paste transfer |
US10068866B2 (en) * | 2016-09-29 | 2018-09-04 | Intel Corporation | Integrated circuit package having rectangular aspect ratio |
US10312194B2 (en) | 2016-11-04 | 2019-06-04 | General Electric Company | Stacked electronics package and method of manufacturing thereof |
US9966371B1 (en) | 2016-11-04 | 2018-05-08 | General Electric Company | Electronics package having a multi-thickness conductor layer and method of manufacturing thereof |
US9966361B1 (en) | 2016-11-04 | 2018-05-08 | General Electric Company | Electronics package having a multi-thickness conductor layer and method of manufacturing thereof |
US10700035B2 (en) | 2016-11-04 | 2020-06-30 | General Electric Company | Stacked electronics package and method of manufacturing thereof |
US10304799B2 (en) * | 2016-12-28 | 2019-05-28 | Intel Corporation | Land grid array package extension |
US10497648B2 (en) | 2018-04-03 | 2019-12-03 | General Electric Company | Embedded electronics package with multi-thickness interconnect structure and method of making same |
CN112420529B (en) * | 2020-11-27 | 2022-04-01 | 上海易卜半导体有限公司 | Package and method of forming a package |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4424014A1 (en) * | 1994-07-08 | 1996-01-11 | Ant Nachrichtentech | Forming contact sockets on semiconductors components |
US20110061909A1 (en) * | 2008-05-12 | 2011-03-17 | Imbera Electronics Oy | Circuit module and method of manufacturing the same |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7166495B2 (en) * | 1996-02-20 | 2007-01-23 | Micron Technology, Inc. | Method of fabricating a multi-die semiconductor package assembly |
JPH1084076A (en) | 1996-09-05 | 1998-03-31 | Hitachi Ltd | Semiconductor device and method for manufacturing the same |
US6054337A (en) * | 1996-12-13 | 2000-04-25 | Tessera, Inc. | Method of making a compliant multichip package |
SG75873A1 (en) * | 1998-09-01 | 2000-10-24 | Texas Instr Singapore Pte Ltd | Stacked flip-chip integrated circuit assemblage |
JP4251421B2 (en) | 2000-01-13 | 2009-04-08 | 新光電気工業株式会社 | Manufacturing method of semiconductor device |
JP3813402B2 (en) | 2000-01-31 | 2006-08-23 | 新光電気工業株式会社 | Manufacturing method of semiconductor device |
JP3913481B2 (en) * | 2001-01-24 | 2007-05-09 | シャープ株式会社 | Semiconductor device and manufacturing method of semiconductor device |
US6910268B2 (en) * | 2001-03-27 | 2005-06-28 | Formfactor, Inc. | Method for fabricating an IC interconnect system including an in-street integrated circuit wafer via |
US7040012B2 (en) * | 2003-03-07 | 2006-05-09 | Intel Corporation | Method of electrically and mechanically connecting electronic devices to one another |
KR20050001159A (en) * | 2003-06-27 | 2005-01-06 | 삼성전자주식회사 | Multi-chip package having a plurality of flip chips and fabrication method thereof |
CN1577819A (en) * | 2003-07-09 | 2005-02-09 | 松下电器产业株式会社 | Circuit board with in-built electronic component and method for manufacturing the same |
JP4198566B2 (en) * | 2003-09-29 | 2008-12-17 | 新光電気工業株式会社 | Manufacturing method of electronic component built-in substrate |
US7005325B2 (en) * | 2004-02-05 | 2006-02-28 | St Assembly Test Services Ltd. | Semiconductor package with passive device integration |
JP2005347424A (en) * | 2004-06-01 | 2005-12-15 | Fuji Photo Film Co Ltd | Multi-layer printed wiring board and manufacturing method thereof |
JP4718809B2 (en) * | 2004-08-11 | 2011-07-06 | ローム株式会社 | Electronic device, semiconductor device using the same, and method for manufacturing semiconductor device |
US20080157316A1 (en) * | 2007-01-03 | 2008-07-03 | Advanced Chip Engineering Technology Inc. | Multi-chips package and method of forming the same |
US7791173B2 (en) * | 2007-01-23 | 2010-09-07 | Samsung Electronics Co., Ltd. | Chip having side pad, method of fabricating the same and package using the same |
US7659151B2 (en) * | 2007-04-12 | 2010-02-09 | Micron Technology, Inc. | Flip chip with interposer, and methods of making same |
KR100856209B1 (en) * | 2007-05-04 | 2008-09-03 | 삼성전자주식회사 | Printed circuit board with embedded integrated circuit and method for fabricating thereof |
KR101015651B1 (en) * | 2008-12-05 | 2011-02-22 | 삼성전기주식회사 | Chip embedded printed circuit board and manufacturing method thereof |
FI20095110A0 (en) * | 2009-02-06 | 2009-02-06 | Imbera Electronics Oy | Electronic module with EMI protection |
-
2008
- 2008-07-22 FI FI20085739A patent/FI122217B/en active IP Right Grant
-
2009
- 2009-07-21 US US12/506,519 patent/US8659134B2/en active Active
-
2014
- 2014-01-23 US US14/161,735 patent/US9691724B2/en active Active
-
2017
- 2017-06-02 US US15/611,812 patent/US20170271288A1/en not_active Abandoned
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4424014A1 (en) * | 1994-07-08 | 1996-01-11 | Ant Nachrichtentech | Forming contact sockets on semiconductors components |
US20110061909A1 (en) * | 2008-05-12 | 2011-03-17 | Imbera Electronics Oy | Circuit module and method of manufacturing the same |
US8699233B2 (en) * | 2008-05-12 | 2014-04-15 | Ge Embedded Electronics Oy | Circuit module and method of manufacturing the same |
US20140210090A1 (en) * | 2008-05-12 | 2014-07-31 | Ge Embedded Electronics Oy | Circuit module and method of manufacturing the same |
US9107324B2 (en) * | 2008-05-12 | 2015-08-11 | Ge Embedded Electronics Oy | Circuit module and method of manufacturing the same |
US20150348878A1 (en) * | 2008-05-12 | 2015-12-03 | Ge Embedded Electronics Oy | Circuit module and method of manufacturing the same |
US9324647B2 (en) * | 2008-05-12 | 2016-04-26 | Ge Embedded Electronics Oy | Circuit module and method of manufacturing the same |
US20160212855A1 (en) * | 2008-05-12 | 2016-07-21 | Ge Embedded Electronics Oy | Circuit module and method of manufacturing the same |
US9883587B2 (en) * | 2008-05-12 | 2018-01-30 | Ge Embedded Electronics Oy | Circuit module and method of manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
FI20085739A0 (en) | 2008-07-22 |
FI122217B (en) | 2011-10-14 |
FI20085739A (en) | 2010-04-16 |
US9691724B2 (en) | 2017-06-27 |
US20140131870A1 (en) | 2014-05-15 |
US20100052129A1 (en) | 2010-03-04 |
US8659134B2 (en) | 2014-02-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20170271288A1 (en) | Multi-chip package and manufacturing method | |
US7112520B2 (en) | Semiconductor die packages with recessed interconnecting structures and methods for assembling the same | |
US9601454B2 (en) | Method of forming a component having wire bonds and a stiffening layer | |
US6670718B2 (en) | Wiring board utilizing a conductive member having a reduced thickness | |
US8940630B2 (en) | Method of making wire bond vias and microelectronic package having wire bond vias | |
US8008125B2 (en) | System and method for stacked die embedded chip build-up | |
US8058104B2 (en) | Reversible leadless package and methods of making and using same | |
US7193161B1 (en) | SiP module with a single sided lid | |
US8022553B2 (en) | Mounting substrate and manufacturing method thereof | |
US9345143B2 (en) | Method of fabricating a wiring board | |
EP1962342A1 (en) | Substrate with built-in chip and method for manufacturing substrate with built-in chip | |
EP3416190A1 (en) | Package-on-package assembly with wire bond vias | |
US20090246909A1 (en) | Semiconductor device and method of manufacturing the same | |
US8106496B2 (en) | Semiconductor packaging system with stacking and method of manufacturing thereof | |
WO2014121090A1 (en) | Microelectronic package having wire bond vias, method of making and stiffening layer for same | |
US20020003308A1 (en) | Semiconductor chip package and method for fabricating the same | |
US8466057B2 (en) | Integrated circuit packaging system with filled vias and method of manufacture thereof | |
CN111987078A (en) | Semiconductor device and method for manufacturing semiconductor device | |
US8164200B2 (en) | Stack semiconductor package and method for manufacturing the same | |
US20050239237A1 (en) | Method for producing a BGA chip module and BGA chip module | |
KR100668811B1 (en) | Stack package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GE EMBEDDED ELECTRONICS OY, FINLAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:IIHOLA, ANTTI;TUOMINEN, RISTO;REEL/FRAME:043400/0348 Effective date: 20090707 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |