US20170186837A1 - Deep trench capacitor with scallop profile - Google Patents
Deep trench capacitor with scallop profile Download PDFInfo
- Publication number
- US20170186837A1 US20170186837A1 US15/356,859 US201615356859A US2017186837A1 US 20170186837 A1 US20170186837 A1 US 20170186837A1 US 201615356859 A US201615356859 A US 201615356859A US 2017186837 A1 US2017186837 A1 US 2017186837A1
- Authority
- US
- United States
- Prior art keywords
- layer
- substrate
- trench
- serrated
- integrated chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000003990 capacitor Substances 0.000 title claims abstract description 72
- 241000237509 Patinopecten sp. Species 0.000 title 1
- 235000020637 scallop Nutrition 0.000 title 1
- 239000000758 substrate Substances 0.000 claims abstract description 105
- 239000003989 dielectric material Substances 0.000 claims abstract description 79
- 239000004020 conductor Substances 0.000 claims abstract description 75
- 238000000034 method Methods 0.000 claims abstract description 41
- 230000007423 decrease Effects 0.000 claims description 15
- 238000005530 etching Methods 0.000 claims description 13
- 238000004891 communication Methods 0.000 claims description 2
- 230000015572 biosynthetic process Effects 0.000 abstract description 4
- 239000010410 layer Substances 0.000 description 147
- 230000000873 masking effect Effects 0.000 description 15
- 229910052751 metal Inorganic materials 0.000 description 11
- 239000002184 metal Substances 0.000 description 11
- 239000004065 semiconductor Substances 0.000 description 9
- 238000005240 physical vapour deposition Methods 0.000 description 5
- 238000000231 atomic layer deposition Methods 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 238000005137 deposition process Methods 0.000 description 3
- 239000007789 gas Substances 0.000 description 3
- 239000011241 protective layer Substances 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 229910018503 SF6 Inorganic materials 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 238000007772 electroless plating Methods 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 230000000670 limiting effect Effects 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- QKCGXXHCELUCKW-UHFFFAOYSA-N n-[4-[4-(dinaphthalen-2-ylamino)phenyl]phenyl]-n-naphthalen-2-ylnaphthalen-2-amine Chemical compound C1=CC=CC2=CC(N(C=3C=CC(=CC=3)C=3C=CC(=CC=3)N(C=3C=C4C=CC=CC4=CC=3)C=3C=C4C=CC=CC4=CC=3)C3=CC4=CC=CC=C4C=C3)=CC=C21 QKCGXXHCELUCKW-UHFFFAOYSA-N 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 238000007747 plating Methods 0.000 description 2
- TXEYQDLBPFQVAA-UHFFFAOYSA-N tetrafluoromethane Chemical compound FC(F)(F)F TXEYQDLBPFQVAA-UHFFFAOYSA-N 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- WRQGPGZATPOHHX-UHFFFAOYSA-N ethyl 2-oxohexanoate Chemical compound CCCCC(=O)C(=O)OCC WRQGPGZATPOHHX-UHFFFAOYSA-N 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000002829 reductive effect Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- SFZCNBIFKDRMGX-UHFFFAOYSA-N sulfur hexafluoride Chemical compound FS(F)(F)(F)(F)F SFZCNBIFKDRMGX-UHFFFAOYSA-N 0.000 description 1
- 229960000909 sulfur hexafluoride Drugs 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 229910052726 zirconium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/0805—Capacitors only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/84—Electrodes with an enlarged surface, e.g. formed by texturisation being a rough surface, e.g. using hemispherical grains
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/535—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including internal interconnections, e.g. cross-under constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/75—Electrodes comprising two or more layers, e.g. comprising a barrier layer and a metal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/86—Electrodes with an enlarged surface, e.g. formed by texturisation having horizontal extensions
- H01L28/87—Electrodes with an enlarged surface, e.g. formed by texturisation having horizontal extensions made by depositing layers, e.g. by depositing alternating conductive and insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
- H01L28/91—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions made by depositing layers, e.g. by depositing alternating conductive and insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/30—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by physical imperfections; having polished or roughened surface
- H01L29/32—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by physical imperfections; having polished or roughened surface the imperfections being within the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/66181—Conductor-insulator-semiconductor capacitors, e.g. trench capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/92—Capacitors with potential-jump barrier or surface barrier
- H01L29/94—Metal-insulator-semiconductors, e.g. MOS
- H01L29/945—Trench capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/038—Making the capacitor or connections thereto the capacitor being in a trench in the substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
- H10B12/053—Making the transistor the transistor being at least partially in a trench in the substrate
Definitions
- Deep trench capacitors are capacitors that are formed within trenches extending into a semiconductor substrate.
- deep trench capacitors are formed by etching the substrate to form a trench, into which a conductive material and a dielectric material are subsequently formed.
- the depth of the deep trenches can cause a number of issues. For example, in multi-tiered three-dimensional integrated chip (3DIC) substrates are often thinned prior to bonding.
- 3DIC three-dimensional integrated chip
- deep trenches may inhibit substrate thinning, thereby increasing the length of inter-tier interconnections between stacked substrates.
- a second layer of conductive material 506 b is conformally arranged along interior sidewalls of the second layer of dielectric material 504 b, so that the second layer of dielectric material 504 b separates the first layer of conductive material 506 a from the second layer of conductive material 506 b.
- the layer of conductive material 1202 may also be formed over upper surfaces of the substrate 102 and the layer of dielectric material 1102 . In some such embodiments, an etching process may be used to pattern the layer of conductive material 1202 . In some additional embodiments, a planarization process (e.g., a CMP process) may be performed on the layer of conductive material 1202 after the deposition is completed.
- a planarization process e.g., a CMP process
- the present disclosure relates to an integrated chip.
- the integrated chip comprises a substrate having a trench comprising serrated interior surfaces, which extends from an upper surface of the substrate to an underlying position within the substrate.
- the trench defines an opening along the upper surface of the substrate and an underlying cavity having a larger width than the opening.
- a conductive doped region surrounds the trench.
- a layer of dielectric material conformally lines the serrated interior surfaces, and a layer of conductive material is arranged within the trench and is separated from the substrate by the layer of dielectric material.
Abstract
The present disclosure relates to an integrated chip having a deep trench capacitor with serrated sidewalls defining curved depressions, and a method of formation. In some embodiments, the integrated chip includes a substrate having a trench with serrated sidewalls defining a plurality of curved depressions. A layer of dielectric material conformally lines the serrated sidewalls, and a layer of conductive material is arranged within the trench and is separated from the substrate by the layer of dielectric material. The layer of dielectric material is configured as a capacitor dielectric between a first electrode comprising the layer of conductive material and a second electrode arranged within the substrate. The serrated sidewalls of the layer of conductive material increase a surface area of exterior surfaces of the layer of conductive material, thereby increasing a capacitance of the capacitor per unit of depth
Description
- This Application claims priority to U.S. Provisional Application No. 62/272,220 filed on Dec. 29, 2015, the contents of which is hereby incorporated by reference in its entirety.
- The semiconductor industry has continually tried to decrease the surface area of semiconductor devices to fit more devices on a same substrate size. Vertical device structures can greatly reduce the surface area requirement for a semiconductor device. One type of vertical device that is commonly implemented in integrated chips is deep trench capacitors. Deep trench capacitors comprise one or more capacitor electrodes that extend into a trench within a semiconductor substrate. They can be used for a myriad of purposes, such as decoupling capacitors that are configured to decouple one part of an electrical circuit, such as interconnect, from another part of the circuit, for example.
- Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIG. 1 illustrates a cross-sectional view of some embodiments of an integrated chip having a deep trench capacitor within a trench comprising serrated sidewalls defining a plurality of curved depressions. -
FIG. 2 illustrates a cross-sectional view of some additional embodiments of an integrated chip having a deep trench capacitor within a trench having serrated sidewalls. -
FIG. 3 illustrates a cross-sectional view of some additional embodiments of an integrated chip having a deep trench capacitor within a trench having serrated sidewalls. -
FIGS. 4A-4C illustrate cross-sectional views of some additional embodiments of an integrated chip having a deep trench capacitor within a trench having serrated interior surfaces. -
FIGS. 5-7 illustrate a cross-sectional view of some additional embodiments of an integrated chip having a deep trench capacitor within a trench having serrated interior surfaces. -
FIGS. 8-13 illustrate cross-sectional views of some additional embodiments of a method of forming a deep trench capacitor within a trench having serrated sidewalls. -
FIG. 14 illustrates a flow diagram of some embodiments of a method of forming a deep trench capacitor within a trench having serrated sidewalls. - The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- Deep trench capacitors are capacitors that are formed within trenches extending into a semiconductor substrate. Typically, deep trench capacitors are formed by etching the substrate to form a trench, into which a conductive material and a dielectric material are subsequently formed. As the size of integrated chip components decreases, the depth of the deep trenches can cause a number of issues. For example, in multi-tiered three-dimensional integrated chip (3DIC) substrates are often thinned prior to bonding. However, deep trenches may inhibit substrate thinning, thereby increasing the length of inter-tier interconnections between stacked substrates. Furthermore, while the vertical sidewalls of deep trench capacitors allow for the capacitors to scale well, as the distance between the capacitors decreases it results in a weak structural integrity of the substrate along the edge due to decreasing silicon density. The decreased structural integrity can lead to integrated chip failure, which is costly to integrated chip manufacturers.
- The present disclosure relates to an integrated chip having a deep trench capacitor arranged within a trench having serrated sidewalls defining a plurality of curved depressions, and a method of formation. The curved depressions increase a surface area of capacitive electrodes of a deep trench capacitor within the trench, thereby allowing for the capacitor to have a greater capacitance per unit depth. In some embodiments, the integrated chip comprises a substrate having a trench with serrated sidewalls defining a plurality of curved depressions. A layer of dielectric material conformally lines the serrated sidewalls, and a layer of conductive material is arranged within the trench and is separated from the substrate by the layer of dielectric material. The layer of dielectric material is configured as a capacitor dielectric between a first electrode comprising the layer of conductive material and a second electrode arranged within the substrate.
-
FIG. 1 illustrates a cross-sectional view of some embodiments of an integratedchip 100 having adeep trench capacitor 101 arranged within a trench comprising serrated sidewalls defining a plurality of curved depressions. - The integrated
chip 100 comprises asubstrate 102 having a conductive dopedregion 104. In some embodiments, thesubstrate 102 comprises a semiconductor material (e.g., silicon) having a first doping type (e.g., n-type). The conductive dopedregion 104 may have a second doping type (e.g., p-type) that is different than the first doping type. Capacitor components are disposed in atrench 106 that extends from anupper surface 102 u of thesubstrate 102 to an underlying location within the conductivedoped region 104. Thetrench 106 has serrated sidewalls that respectively define a plurality ofcurved depressions 108. - Capacitor components may include a layer of
dielectric material 110 is arranged within thetrench 106. In some embodiments, the layer ofdielectric material 110 may conformally line the serrated sidewalls of thetrench 106.Conductive material 112 is also arranged within thetrench 106. Theconductive material 112 has sidewalls comprising a plurality ofcurved protrusions 114 facing the serrated sidewalls of thetrench 106. In some embodiments, theconductive material 112 is vertically and laterally separated from thesubstrate 102 by the layer ofdielectric material 110. - In some embodiments, the conductive
doped region 104 is configured to act as a first capacitor electrode (E1) of adeep trench capacitor 101. Theconductive material 112 is configured to act as a second capacitor electrode (E2), which is separated from the first electrode (E1) by the layer ofdielectric material 110 to give the deep trench capacitor 101 a capacitance C. Since the capacitance C is based upon charges on the first capacitor electrode (E1) and the second capacitor electrode (E2), the capacitance C is proportional a surface area of interior surfaces of thetrench 106 and a surface area of exterior surfaces of theconductive material 112. The serrated sidewalls of thetrench 106 and theconductive material 112 increase a surface area of the interior surfaces of thetrench 106 and the exterior surfaces of theconductive material 112, thereby increasing a capacitance of thedeep trench capacitor 101 per unit of depth. In other words, the serrated sidewalls allow for thedeep trench capacitor 101 to have a same capacitance as a capacitor having smooth sidewalls at a lesser depth. By reducing the depth of thetrench 106, thedeep trench capacitor 101 can be formed in a shorter time and can be easily integrated into multi-tiered 3DIC structures. -
FIG. 2 illustrates a cross-sectional view of some additional embodiments of an integratedchip 200 having a trench comprising serrated sidewalls. - The integrated
chip 200 comprises atrench 106 that extends from anupper surface 102 u of asubstrate 102 to an underlying position within thesubstrate 102. Thetrench 106 comprises serrated sidewalls defining a plurality ofcurved depressions 108. In some embodiments, the plurality ofcurved depressions 108 may comprise arced depressions having substantially arced cross-sections within the sidewall of thetrench 106. The arced depressions have a surface area that is proportional to lengths of the arced depressions, so that an arced depression that has an interior surface with an arc length spanning an angle of Φ will have a length 204 that is equal to Φ/360°*h*3.14. For example, a semi-circular arced depression with a height h and an arc length spanning 180° (i.e., a half circle) will have a length 204 (extending along a side of thetrench 106 between points A and B) that is equal to 180°/360°*h*3.14=1.57*h. - The
curved depressions 108 within the serrated sidewalls increase a sidewall length along a cross-section of thesubstrate 102 relative to straight sidewalls. For example, for arced depressions comprising semicircular arced depressions a sidewall of thetrench 106 will have a length 206 (between points C and D) that is equal to 1.57 times adepth 208 of the trench 106 (e.g., allowing for a disclosed deep trench capacitor having atrench 106 with adepth 208 of approximately 19 um to provide for a same capacitance as a deep trench capacitor with straight trench sidewalls having a depth of approximately 30 um). The increasedlength 206 increases a capacitance of a deep trench capacitor formed within thetrench 106, since the capacitance is defined as: C=εrε0·A/d, where A is an area of overlap of capacitor electrodes, εr is the relative static permittivity of a dielectric material between the capacitor electrodes, ε0 is the permittivity of free space (ε0≈8.854×10−12 F m−1), and d is the distance separating the capacitor electrodes. Thus, the serrated sidewalls allow for a disclosed deep trench capacitor formed within thetrench 106 to have a capacitance equal to a capacitor within a trench having straight sidewalls at a smaller trench depth. -
FIG. 3 illustrates a cross-sectional view of some additional embodiments of anintegrated chip 300 having a deep trench capacitor within a trench comprising serrated sidewalls. - The
integrated chip 300 comprises a plurality oftrenches 302 respectively extending from anupper surface 102 u of asubstrate 102 to an underlying location within thesubstrate 102. In some embodiments, the plurality oftrenches 302 may be arranged within a conductivedoped region 104. In such embodiments, a layer ofdielectric material 304 is arranged within the plurality oftrenches 302, and a layer ofconductive material 306 is arranged within the plurality oftrenches 302 at locations separated from thesubstrate 102 by the layer ofdielectric material 304. - The one or
more trenches 302 comprisesidewalls 302 s defining a plurality of curved depressions. In some embodiments, the one ormore trenches 302 also have abottom surface 308 comprising a curved profile. The one ormore trenches 302 respectively define anopening 303 that is arranged along theupper surface 102 u of thesubstrate 102 and an underlying cavity in communication with theopening 303. The cavity has a width, extending between opposingsidewalls 302 s, which generally increases (e.g., from w2 to w2′) as a distance from theupper surface 102 u of thesubstrate 102 decreases. In some embodiments, the one ormore trenches 302 curve inward along top portion thereof (e.g., toward the opening 303), so that theopening 303 has a first width w1, while the underlying cavity has second width, w2 or w2′, that is larger than the first width w1. The curvature of a trench causes the trench to protrude laterally outward from theopening 303, so that thesubstrate 102 overhangs the trench along opposing sides. - In some embodiments, the first width w1 of the
opening 303 is smaller than the smallest width of the underlying cavity (i.e., w1<w2<w2′). In some embodiments, the width w2′ may be in a range of between approximately ⅙th and approximately to 1/7th a depth d of the one or more trenches 302 (e.g., for a trench with a depth d of 19 um, w2′ may be in a range of between approximately 2.5 um and approximately 3.5 um). In some embodiments, the width w2 may be in a range of between approximately ⅛th and approximately to 1/9th the depth d of the one or more trenches 302 (e.g., for a trench with a depth d of 19 um, w2 may be in a range of between approximately 2.0 and approximately 3.0 um). In some embodiments, the width w1 may be in a range of between approximately 1/11th and approximately to 1/12th the depth d of the one or more trenches 302 (e.g., for a trench with a depth d of 19 um, w1 may be in a range of between approximately 1.5 um and approximately 2.5 um). - In some embodiments, the
sidewalls 302 s of the one ormore trenches 302 are angled with respect to anormal line 310 that is perpendicular to theupper surface 102 u of thesubstrate 102. In some embodiments, sidewall angles of thesidewalls 302 s change along a depth d of a trench. In some embodiments, the sidewall angles (with respect to normal line 310) of thesidewalls 302 s decrease as depths of the one ormore trenches 302 increase. For example, in some embodiments, upper sections of thesidewalls 302 s are angled at a first angle Θ1 with respect to thenormal line 310 and lower sections of thesidewalls 302 s are angled at a second angle Θ2 with respect to thenormal line 310, wherein the second angle Θ2 is smaller than the first angle Θ1. - Although
integrated chip 300 is illustrated as having a capacitor with an electrode comprising the conductivedoped region 104, it will be appreciated that in alternative embodiments the conductivedoped region 104 may be omitted. For example, in some alternative embodiments, the plurality oftrenches 302 may not be arranged within a conductive doped region. In such embodiments, two or more layers of conductive material may be arranged within respectively ones of the plurality oftrenches 302. The two or more layers of conductive material are separated by one or more layers of dielectric material and are configured to act as capacitor electrodes. -
FIGS. 4A-4C illustrate cross-sectional views of some additional embodiments of anintegrated chip 400 having a deep trench capacitor within a trench comprising serrated interior surfaces. - The
integrated chip 400 comprises a plurality oftrenches 402 extending into asubstrate 102. The plurality oftrenches 402 comprise serrated interior surfaces defining a plurality of curved depressions. In some embodiments, the serrated interior surfaces may comprise serrated sidewalls. In some embodiment, the serrated interior surfaces may also comprise abottom surface 408 having a curved profile extending between opposing sidewalls of a trench, which defines a plurality of curved depressions (e.g., arced depressions). The curved depressions along thebottom surface 408 of the plurality oftrenches 402 further increase a surface area of interior surfaces of a trench and a surface area of exterior surfaces of aconductive material 306 within the trench. - In some embodiments, the plurality of curved depressions may have a non-uniform depth along a depth of a trench. For example, in some embodiments, the depths of the plurality of curved depressions into the
substrate 102 may decrease as a distance from anupper surface 102 u of thesubstrate 102 increases. For example, in afirst section 404, which is shown inFIG. 4A and also incross-sectional view 410 ofFIG. 4B , the curved depressions may have a first depth of d1. In asecond section 406 that is below the first section 404 (i.e., that is further from theupper surface 102 u than the first section 404), the curved depressions may have a second depth of d2, as shown inFIG. 4A and incross-sectional view 412 ofFIG. 4C . The second depth d2 is less than the first depth d1. For example, in some embodiments, the first depth d1 may be in a range of between approximately 100 nm and approximately 500 nm, while the second depth d2 may be in a range of between approximately 0 nm and approximately 200 nm. - In some embodiments, as the depths of the curved depressions into the
substrate 102 decrease, a slope of the serrated sidewalls of the plurality oftrenches 402 increase (i.e., as a depth of the depressions decreases, the sidewall angle of the serrated sidewalls with respect to a normal line perpendicular to theupper surface 102 u decreases). -
FIG. 5 illustrates a cross-sectional view of some additional embodiments of anintegrated chip 500 having one or more deep trench capacitors within a trench comprising serrated interior surfaces. - The
integrated chip 500 comprises a plurality oftrenches 502 arranged within asubstrate 102 and having serrated sidewalls defining a plurality of curved depressions. A first layer ofdielectric material 504 a is conformally arranged along the serrated sidewalls of the plurality oftrenches 502. A first layer ofconductive material 506 a is conformally arranged along interior sidewalls of the first layer ofdielectric material 504 a, so that the first layer ofdielectric material 504 a separates the first layer ofconductive material 506 a from thesubstrate 102. A second layer ofdielectric material 504 b is conformally arranged along interior surfaces of the first layer ofconductive material 506 a. A second layer ofconductive material 506 b is conformally arranged along interior sidewalls of the second layer ofdielectric material 504 b, so that the second layer ofdielectric material 504 b separates the first layer ofconductive material 506 a from the second layer ofconductive material 506 b. - In some embodiments, the
integrated chip 500 comprises a firstdeep trench capacitor 501 a and a seconddeep trench capacitor 501 b. The deep trench capacitors, 501 a and 501 b, respectively have a first electrode E1 comprising the first layer ofconductive material 506 a, a second electrode E2 comprising the second layer ofconductive material 506 b, and an intervening capacitor dielectric comprising the second layer ofdielectric material 504 b. In some embodiments, the first layer ofdielectric material 504 a may be omitted. -
FIG. 6 illustrates a cross-sectional view of some additional embodiments of anintegrated chip 600 having deep trench capacitors within trenches comprising serrated interior surfaces. - The
integrated chip 600 comprises a plurality oftrenches 502 having serrated sidewalls defining a plurality of curved depressions which extend into a conductivedoped region 104. A first layer ofdielectric material 602 a is conformally arranged along the serrated sidewalls of the plurality oftrenches 502, and extends outward from the plurality oftrenches 502 to locations overlying thesubstrate 102. A first layer ofconductive material 604 a is conformally arranged along interior sidewalls of the first layer ofdielectric material 602 a, so that the first layer ofdielectric material 602 a separates the first layer ofconductive material 604 a from thesubstrate 102. The first layer ofconductive material 604 a also extends outward from the plurality oftrenches 502 to locations overlying thesubstrate 102 and the first layer ofdielectric material 602 a. - In some embodiments, a second layer of
dielectric material 602 b is conformally arranged along interior sidewalls of the first layer ofconductive material 604 a, and extends outward from the plurality oftrenches 502 to locations overlying thesubstrate 102. A second layer ofconductive material 604 b is conformally arranged along interior sidewalls of the second layer ofdielectric material 602 b, so that the second layer ofdielectric material 602 b separates the second layer ofconductive material 604 b from the first layer ofconductive material 604 a. The second layer ofconductive material 604 b also extends outward from the plurality oftrenches 502 to locations overlying thesubstrate 102. - A back-end-of-the-line (BEOL) metallization stack is arranged over the
substrate 102. The BEOL metallization stack comprises a plurality of metal interconnect layers arranged within adielectric structure 606 having one or more inter-level dielectric (ILD)layer 606 a-606 b. In various embodiments, the one ormore ILD layers 606 a-606 b may comprise an oxide, an ultra-low k dielectric material, and/or a low-k dielectric material (e.g., SiCO). In some embodiments, the plurality of metal interconnect layers may comprise a firstconductive contact 608 a and a secondconductive contact 608 b arranged within afirst ILD layer 606 a. The firstconductive contact 608 a is electrically coupled to the conductivedoped region 104 and the secondconductive contact 608 b is electrically coupled to the second layer ofconductive material 604 b, thereby forming two deep trench capacitors arranged in a series connection. The plurality of metal interconnect layers further comprisemetal interconnect wires 610 arranged within asecond ILD layer 606 b and electrically coupled to one or more of the conductive contacts 608 a-608 c. In other embodiments, additional contacts may be arranged within thefirst ILD layer 606 a to form alternative connection types (e.g., parallel connections, decoupled capacitors, etc.). -
FIG. 7 illustrates a cross-sectional view of some additional embodiments of anintegrated chip 700 having deep trench capacitors within trenches comprising serrated interior surfaces. - The
integrated chip 700 comprises a plurality oftrenches 402 within asubstrate 102, which have serrated sidewalls defining a plurality of curved depressions. A layer ofdielectric material 702 is conformally arranged along the serrated sidewalls. The layer ofdielectric material 702 extends outward from the plurality oftrenches 402 to location overlying thesubstrate 102. A layer ofconductive material 704 is conformally arranged along interior sidewalls of the layer ofdielectric material 702, so that the layer ofdielectric material 702 separates the layer ofconductive material 704 from thesubstrate 102. The layer ofconductive material 704 also extends outward from the plurality oftrenches 402 to locations overlying thesubstrate 102 and the layer ofdielectric material 702. - A plurality of metal interconnect layers are arranged within a
dielectric structure 706 over thesubstrate 102. The plurality of metal interconnect layers comprise conductive contacts 708 a-708 c arranged within afirst ILD layer 706 a andmetal interconnect wires 710 arranged within asecond ILD layer 706 b over thefirst ILD layer 706 a. In some embodiments, the layer ofconductive material 704 over thesubstrate 102 is laterally separated by thedielectric structure 706 to form a first segment ofconductive material 704 a and a second segment ofconductive material 704 b. In some such embodiments, a firstconductive contact 708 a is electrically coupled to conductivedoped region 104, a secondconductive contact 708 b is electrically coupled to the first segment ofconductive material 704 a, and a thirdconductive contact 708 c is electrically coupled to the second segment ofconductive material 704 b, thereby forming two deep trench capacitors arranged in a parallel connection. In other embodiments, additional contacts may be arranged within thefirst ILD layer 706 a to form alternative connection types (e.g., series connections, decoupled capacitors, etc.). -
FIGS. 8-13 illustrate cross-sectionals views of some embodiments of a method of forming a deep trench capacitor within a trench comprising serrated sidewalls. It will be appreciated that elements inFIGS. 8-13 that have been described in previous embodiments have been designated with the same reference numbers for ease of understanding. While the cross-sectional-views shown inFIGS. 8-13 are described with reference to a method of forming a deep trench capacitor, it will be appreciated that the structures shown in the figures are not limited to the method of formation but rather may stand alone separate of the method. - As shown in
cross-sectional view 800 ofFIG. 8 , a conductivedoped region 808 may be formed within asubstrate 802. In various embodiments, thesubstrate 802 may be any type of semiconductor body (e.g., silicon, SiGe, SOI) such as a semiconductor wafer and/or one or more die on a wafer, as well as any other type of semiconductor and/or epitaxial layers associated therewith. In some embodiments, the conductivedoped region 808 may be formed by an implantation process that selectively implants thesubstrate 802 with a dopant species 804 (e.g., boron, phosphorous, arsenic, etc.). In some embodiments, thesubstrate 802 may be selectively implanted according to a first masking layer 806 (e.g., a photoresist layer, a hard mask layer, etc.). In some embodiments, after the implantation process is completed, thedopant species 804 may be driven into thesubstrate 802 by a high temperature thermal anneal. - As shown in
cross-sectional view 900 ofFIG. 9 , asecond masking layer 902 is formed over thesubstrate 802. Thesecond masking layer 902 may have one ormore openings 904 corresponding to trenches that are to be subsequently formed in thesubstrate 802. In some embodiments, the one ormore openings 904 may overlie the conductivedoped region 808. In other embodiments, the one ormore openings 904 may not overlie a conductive doped region. In some embodiments, thesecond masking layer 902 may comprise a hardmask layer. In some embodiments, the hardmask layer may comprise a nitride, an oxide, titanium, aluminum, tantalum, zirconium, hafnium, or some combination thereof, for example. - As shown in
cross-sectional view 1000 ofFIG. 10 , one ormore trenches 302 are formed within anupper surface 102 u of thesubstrate 102. The one ormore trenches 302 may be formed by selectively etching thesubstrate 102 with a multi-step etching process. The one ormore trenches 302 each define an opening arranged along anupper surface 102 u of thesubstrate 102 and an underlying cavity. The cavity has a width that extends between opposing sidewalls, and which generally increases (e.g., w2 to w2′) from as a distance from theupper surface 102 u of thesubstrate 102 decreases. In some embodiments, the one ormore trenches 302 curve inward along tops of the one ormore trenches 302, so that the opening has a first width w1, while the underlying cavity has a second width, w2 or w2′, that is larger than the first width w1. - The
second masking layer 902 comprisesserrated sidewall 902 s defining a plurality of curved depressions. Openings within thesecond masking layer 902 have widths extending between opposingserrated sidewall 902 s. The widths of the openings generally increase as a distance from anupper surface 902 u of thesecond masking layer 902 decreases. For example, while the width of the openings in thesecond masking layer 902 may vary due to the plurality of curved depressions, the width generally increases from a width w1 to a width w1′ at an overlying position. In some embodiments, the width of the one ormore trenches 302 is greater than the width of the openings within thesecond masking layer 902 along an interface between thesubstrate 102 and thesecond masking layer 902. - In some embodiments, the
serrated sidewalls 902 s may be oriented at a non-zero angle Θh with respect to anormal line 310 perpendicular to theupper surface 102 u of thesubstrate 102. The one ormore trenches 302 comprise serrated sidewalls that are oriented at a non-zero angle Θ1 with respect to thenormal line 310. In some embodiments, the non-zero angle Θh is larger than the second non-zero angle Θ1. In some embodiments, the slope of the opposing sidewalls of the one ormore trenches 302 may increase (decreasing angle Θ1 with respect to normal line 310) as a distance from theupper surface 102 u of the substrate increases. - In some embodiments, the multi-step etching process used to form the plurality of
trenches 302 may comprise a multi-step dry etch process. The multi-step dry etch process comprises a plurality of cycles that respectively perform steps of exposing the substrate to an etchant to form a curved depression within the substrate and then subsequently forming a protective layer on the substrate. Each of the plurality of cycles forms a curved depression within a sidewall of thesubstrate 102. For example, a first cycle forms a first curved depression within a sidewall, a second cycle forms a second curved depression within the sidewall underlying the first curved depression, etc. In some embodiments, the etchant may comprise a dry etchant using an etching chemistry comprising tetrafluoromethane (CF4), sulfur hexafluoride (SF6), and/or nitrogen trifluoride (NF3), for example. In some embodiments, the protective layer may be formed by exposing the substrate to a polymer gas (e.g., C4F8). In some embodiments, within a cycle a first gas may be introduced into a processing chamber to perform an etch during a first time period, the processing chamber may be purged, and then a second gas species may be in-situ (i.e., without breaking a vacuum) introduced into the process chamber to form a protective layer during a subsequent time period. - In some embodiments, the
second masking layer 902 may be removed after the multi-step etching process is completed. In other embodiments (not shown), thesecond masking layer 902 may be left in place after the multi-step etching process is completed. In such embodiments, additional layers (e.g., layers of conductive material, layers of dielectric material, ILD layers, etc.) may be subsequently formed over thesecond masking layer 902. - As shown in
cross-sectional view 1100 ofFIG. 11 , a layer ofdielectric material 1102 is conformally formed along the serrated sidewalls of the one ormore trenches 302. Because the layer ofdielectric material 1102 is conformally formed along the serrated sidewalls, the layer ofdielectric material 1102 also has serrated sidewalls. In various embodiments, the layer ofdielectric material 304 may comprise an oxide or a nitride, for example. In some embodiments, the layer ofdielectric material 1102 may be formed using a deposition process such as a physical vapor deposition (PVD) process, a chemical vapor deposition (CVD) process, a plasma enhanced chemical vapor deposition (PE-CVD) process, an atomic layer deposition (ALD) process, etc. In other embodiments, the layer ofdielectric material 1102 may be formed using a thermal process. - In some embodiments, the layer of
dielectric material 1102 may also be formed along anupper surface 102 u of thesubstrate 102. In some such embodiments, an etching process may be used to pattern the layer ofdielectric material 1102 over thesubstrate 102. The etching process may comprise forming a masking layer (e.g., a patterned photoresist layer formed using a photolithography process) and then etching the layer ofdielectric material 1102 using the masking layer. In some additional embodiments, a planarization process may be performed on the layer ofdielectric material 1102 after the deposition is completed. In some embodiments, the planarization process may comprise a chemical mechanical polishing (CMP) process. - As shown in
cross-sectional view 1200 ofFIG. 12 , a layer ofconductive material 1202 is conformally formed along the serrated sidewalls of the layer ofdielectric material 1102. Because the layer ofconductive material 1202 is conformally formed along the serrated sidewalls of the layer ofdielectric material 1102, the layer ofconductive material 1202 also has serrated sidewalls. In various embodiments, the layer ofconductive material 1202 may comprise a metal such as copper, aluminum, tungsten, etc. In other embodiments, the layer ofconductive material 1202 may comprise doped polysilicon. In some embodiments, the layer ofconductive material 1202 may be formed using a deposition process (e.g., PE-CVD, CVD, PVD, ALD, etc.) and/or a plating process (e.g., electroplating, electro-less plating, etc.). - In some embodiments, the layer of
conductive material 1202 may also be formed over upper surfaces of thesubstrate 102 and the layer ofdielectric material 1102. In some such embodiments, an etching process may be used to pattern the layer ofconductive material 1202. In some additional embodiments, a planarization process (e.g., a CMP process) may be performed on the layer ofconductive material 1202 after the deposition is completed. - As shown in
cross-sectional view 1300 ofFIG. 13 , a plurality of conductive contacts 1304 a-1304 b are formed within adielectric structure 1302 overlying thesubstrate 102. In some embodiments, the plurality of conductive contacts 1304 a-1304 b may be formed by depositing a first inter-level dielectric (ILD)layer 1302 a over thesubstrate 102. Thefirst ILD layer 1302 a is selectively etched to form contact holes. The contact holes are then filled with a conductive material (e.g., tungsten) to form the plurality of conductive contacts 1304 a-1304 b. A plurality ofmetal interconnect wires 1306 may be subsequently formed in asecond ILD layer 1302 b overlying thefirst ILD layer 1302 a. In some embodiments, thefirst ILD layer 1302 a may be deposited by a physical vapor deposition technique (e.g., PVD, CVD, PE-CVD, ALD, etc.). T In some embodiments, the plurality of conductive contacts 1304 a-1304 b may be formed using a deposition process and/or a plating process (e.g., electroplating, electro-less plating, etc.). -
FIG. 14 illustrates a flow diagram of some embodiments of amethod 1400 of forming a deep trench capacitor with serrated sidewalls having a plurality of curved surfaces. - While
method 1400 is illustrated and described below as a series of acts or events, it will be appreciated that the illustrated ordering of such acts or events are not to be interpreted in a limiting sense. For example, some acts may occur in different orders and/or concurrently with other acts or events apart from those illustrated and/or described herein. In addition, not all illustrated acts may be required to implement one or more aspects or embodiments of the description herein. Further, one or more of the acts depicted herein may be carried out in one or more separate acts and/or phases. - At 1402, a conductive doped region may be formed in a substrate, in some embodiments.
FIG. 8 illustrates some embodiments of across-sectional view 800 corresponding to act 1402. - At 1404, the substrate is selectively etched to form a trench having serrated interior surfaces with a scalloped profile defining plurality of curved depressions. In some embodiments, the serrated interior surfaces may comprise sidewalls defining a first plurality of consecutively connected curved depressions. In other embodiments, the serrated interior surfaces may comprise sidewalls defining a first plurality of discrete (i.e., non-consecutive) connected curved depressions. In some embodiments, the serrated interior surfaces may comprise a bottom surface connected between opposing sidewalls and defining a second plurality of curved depressions.
FIGS. 9-10 illustrate some embodiments of cross-sectional views, 900 and 1000, corresponding to act 1404. - At 1406, a layer of dielectric material is formed within the trench.
FIG. 11 illustrates some embodiments of across-sectional view 1100 corresponding to act 1406. - At 1408, a layer of conductive material is formed within the trench at a location separated from the substrate by the layer of dielectric material. The layer of conductive material is separated from the conductive doped region by way of the layer of dielectric material so as to form a deep trench capacitor within the trench.
FIG. 12 illustrates some embodiments of across-sectional view 1200 corresponding to act 1408. - In some embodiments, acts 1406 and 1408 may be iteratively performed to form a plurality of alternating layers of dielectric material and conductive material. In some embodiments, the plurality of layers of dielectric material and/or conductive material may be a same dielectric material and/or conductive material, while in other embodiments the plurality of layers of dielectric material and/or conductive material may be different dielectric materials and/or conductive materials.
- At 1410, a metal interconnect layer is formed in a dielectric structure over substrate. The metal interconnect layer is electrically coupled to one or more layers of the conductive material and/or the conductive doped region.
FIG. 13 illustrates some embodiments of across-sectional view 1300 corresponding to act 1410. - Therefore, the present disclosure relates an integrated chip having a deep trench capacitor arranged within a trench comprising opposing serrated sidewalls having a plurality of curved surfaces.
- In some embodiments, the present disclosure relates to an integrated chip. The integrated chip comprises a substrate having a trench with serrated sidewalls defining a plurality of curved depressions. A layer of dielectric material conformally lines the serrated sidewalls. A layer of conductive material is separated from the substrate by the layer of dielectric material and has sidewalls comprising a plurality of curved protrusions. The layer of dielectric material is configured as capacitor dielectric between a first electrode comprising the layer of conductive material and a second electrode arranged within the substrate.
- In other embodiments, the present disclosure relates to an integrated chip. The integrated chip comprises a substrate having a trench comprising serrated interior surfaces, which extends from an upper surface of the substrate to an underlying position within the substrate. The trench defines an opening along the upper surface of the substrate and an underlying cavity having a larger width than the opening. A conductive doped region surrounds the trench. A layer of dielectric material conformally lines the serrated interior surfaces, and a layer of conductive material is arranged within the trench and is separated from the substrate by the layer of dielectric material.
- In yet other embodiments, the present disclosure relates to a method of forming a deep trench capacitor. The method comprises selectively etching a substrate to form a trench having serrated interior surfaces defining a plurality of curved depressions. A layer of dielectric material is formed within the trench. The layer of dielectric material conformally lines the serrated interior surfaces. A layer of conductive material is formed within the trench and separated from the substrate by the layer of dielectric material. The layer of dielectric material is configured to act as a capacitor dielectric between a first electrode comprising the layer of conductive material and a second electrode arranged within the substrate.
- The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (20)
1. An integrated chip, comprising:
a substrate having a trench with serrated sidewalls defining a plurality of curved depressions;
a layer of dielectric material conformally lining the serrated sidewalls; and
a layer of conductive material separated from the substrate by the layer of dielectric material and having sidewalls comprising a plurality of curved protrusions, wherein the layer of dielectric material is configured as a capacitor dielectric between a first electrode comprising the layer of conductive material and a second electrode arranged within the substrate.
2. The integrated chip of claim 1 , wherein a bottom surface of the trench comprises a curved profile extending between the serrated sidewalls.
3. The integrated chip of claim 2 , wherein the bottom surface comprises one or more curved depressions.
4. The integrated chip of claim 1 , wherein depths of the plurality of curved depressions into the substrate decrease as a distance from an upper surface of the substrate increases.
5. The integrated chip of claim 1 ,
wherein the trench comprises an opening arranged along an upper surface of the substrate and an underlying cavity in communication with the opening; and
wherein the opening has a smaller width than the underlying cavity.
6. The integrated chip of claim 5 , wherein the underlying cavity has a width that increases as a distance from the upper surface of the substrate decreases.
7. The integrated chip of claim 1 , wherein the serrated sidewalls are oriented at a non-zero angle with respect to a normal line perpendicular to an upper surface of the substrate.
8. The integrated chip of claim 1 , wherein a sidewall angle of the serrated sidewalls changes as a function of a depth of the trench.
9. The integrated chip of claim 1 , wherein the plurality of curved depressions have depths that are non-uniform along a depth of the trench.
10. The integrated chip of claim 9 , wherein as the depths of the curved depressions into the substrate decrease as a distance from an upper surface of the substrate increases.
11. The integrated chip of claim 10 , wherein slopes of the serrated sidewalls increase as the depths of the curved depressions decrease.
12. The integrated chip of claim 1 , further comprising:
a conductive doped region arranged within the substrate and surrounding the trench, wherein the second electrode comprises the conductive doped region.
13. The integrated chip of claim 1 , further comprising:
a second layer of dielectric material conformally lining the layer of conductive material; and
a second layer of conductive material conformally lining the second layer of dielectric material, wherein the second electrode comprises the second layer of conductive material.
14. The integrated chip of claim 1 , further comprising:
a first conductive contact arranged within an inter-level dielectric (ILD) layer and electrically coupled to the first electrode; and
a second conductive contact arranged within the inter-level dielectric (ILD) layer and electrically coupled to second electrode.
15. An integrated chip, comprising:
a substrate having a trench comprising serrated interior surfaces, which extends from an upper surface of the substrate to an underlying position within the substrate, wherein the trench defines an opening along the upper surface of the substrate and an underlying cavity having a larger width than the opening;
a conductive doped region surrounding the trench;
a layer of dielectric material conformally lining the serrated interior surfaces; and
a layer of conductive material arranged within the trench and separated from the substrate by the layer of dielectric material.
16. The integrated chip of claim 15 , wherein a bottom surface of the trench comprises a curved surface extending between serrated sidewalls of the trench, and having one or more curved depressions.
17. The integrated chip of claim 16 ,
wherein the trench comprises a first serrated sidewall and a second serrated side; and
wherein sidewall angles of the first serrated sidewall and the second serrated sidewall change as a function of a depth of the trench.
18. The integrated chip of claim 15 , wherein the trench curves inward along a top of the trench so that the substrate overhangs the trench along opposing sides.
19. A method of forming a deep trench capacitor, comprising:
selectively etching a substrate to form a trench having serrated interior surfaces defining a plurality of curved depressions;
forming a layer of dielectric material within the trench, wherein the layer of dielectric material conformally lines the serrated interior surfaces; and
forming a layer of conductive material within the trench and separated from the substrate by the layer of dielectric material, wherein the layer of dielectric material is configured to act as a capacitor dielectric between a first electrode comprising the layer of conductive material and a second electrode arranged within the substrate.
20. The method of claim 19 , wherein the serrated interior surfaces comprise sidewalls having a first plurality of curved depressions and a bottom surface connecting the sidewalls and having a second plurality of curved depressions.
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/356,859 US20170186837A1 (en) | 2015-12-29 | 2016-11-21 | Deep trench capacitor with scallop profile |
CN201611237535.6A CN107017237B (en) | 2015-12-29 | 2016-12-28 | Deep trench capacitor with scalloped profile |
KR1020160180776A KR20170078535A (en) | 2015-12-29 | 2016-12-28 | Deep trench capacitor with scallop profile |
TW105143981A TWI625862B (en) | 2015-12-29 | 2016-12-29 | Intergrated chip and method of forming deep trench capacitor |
US16/126,123 US10692966B2 (en) | 2015-12-29 | 2018-09-10 | Deep trench capacitor with scallop profile |
KR1020190005182A KR102245976B1 (en) | 2015-12-29 | 2019-01-15 | Deep trench capacitor with scallop profile |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201562272220P | 2015-12-29 | 2015-12-29 | |
US15/356,859 US20170186837A1 (en) | 2015-12-29 | 2016-11-21 | Deep trench capacitor with scallop profile |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/126,123 Division US10692966B2 (en) | 2015-12-29 | 2018-09-10 | Deep trench capacitor with scallop profile |
Publications (1)
Publication Number | Publication Date |
---|---|
US20170186837A1 true US20170186837A1 (en) | 2017-06-29 |
Family
ID=59086594
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/356,859 Abandoned US20170186837A1 (en) | 2015-12-29 | 2016-11-21 | Deep trench capacitor with scallop profile |
US16/126,123 Active US10692966B2 (en) | 2015-12-29 | 2018-09-10 | Deep trench capacitor with scallop profile |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/126,123 Active US10692966B2 (en) | 2015-12-29 | 2018-09-10 | Deep trench capacitor with scallop profile |
Country Status (4)
Country | Link |
---|---|
US (2) | US20170186837A1 (en) |
KR (2) | KR20170078535A (en) |
CN (1) | CN107017237B (en) |
TW (1) | TWI625862B (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2019007373A1 (en) * | 2017-07-04 | 2019-01-10 | Changxin Memory Technologies, Inc. | Semiconductor storage device and method for forming a profile of a capacitor thereof |
CN110379764A (en) * | 2019-08-15 | 2019-10-25 | 福建省晋华集成电路有限公司 | Fleet plough groove isolation structure and semiconductor devices |
US10529797B2 (en) | 2017-12-11 | 2020-01-07 | Magnachip Semiconductor, Ltd. | Semiconductor device having a deep-trench capacitor including void and fabricating method thereof |
FR3087027A1 (en) * | 2018-10-08 | 2020-04-10 | Stmicroelectronics (Rousset) Sas | CAPACITIVE ELEMENT OF ELECTRONIC CHIP |
US20210305360A1 (en) * | 2020-03-27 | 2021-09-30 | Lapis Semiconductor Co., Ltd. | Semiconductor device and manufacturing method for semiconductor device |
US11211362B2 (en) | 2020-03-20 | 2021-12-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D trench capacitor for integrated passive devices |
US11374000B2 (en) | 2020-03-10 | 2022-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Trench capacitor with lateral protrusion structure |
US11404534B2 (en) | 2019-06-28 | 2022-08-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Backside capacitor techniques |
US20230092429A1 (en) * | 2021-09-23 | 2023-03-23 | Qualcomm Incorporated | High density silicon based capacitor |
US11735624B2 (en) | 2021-03-05 | 2023-08-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-lateral recessed MIM structure |
US20230307558A1 (en) * | 2021-08-30 | 2023-09-28 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor trench capacitor structure and manufacturing method thereof |
US11797743B2 (en) | 2020-02-24 | 2023-10-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Leakage reduction between two transistor devices on a same continuous fin |
US11854817B2 (en) | 2021-07-08 | 2023-12-26 | Key Foundry Co., Ltd. | Manufacturing method for deep trench capacitor with scalloped profile |
WO2024064462A1 (en) * | 2022-09-23 | 2024-03-28 | Qualcomm Incorporated | Package and device comprising a package |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102402798B1 (en) * | 2017-07-13 | 2022-05-27 | 삼성전기주식회사 | Capacitor and board having the same |
CN111952286B (en) * | 2019-05-16 | 2022-11-22 | 芯恩(青岛)集成电路有限公司 | Manufacturing method and structure of capacitor |
CN112018089B (en) * | 2019-05-31 | 2023-05-26 | 芯恩(青岛)集成电路有限公司 | Semiconductor capacitor and method for manufacturing the same |
US20210118734A1 (en) * | 2019-10-22 | 2021-04-22 | Semiconductor Components Industries, Llc | Plasma-singulated, contaminant-reduced semiconductor die |
KR102318995B1 (en) * | 2020-03-03 | 2021-11-03 | (주)피코셈 | Trench capacitor |
US11361971B2 (en) * | 2020-09-25 | 2022-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | High aspect ratio Bosch deep etch |
KR102382148B1 (en) | 2020-10-30 | 2022-04-04 | 서울과학기술대학교 산학협력단 | Silicon based capacitor based on deposition thin film on a three dimensional structure and its manufacturing method |
CN116056555A (en) * | 2021-10-27 | 2023-05-02 | 长鑫存储技术有限公司 | Semiconductor structure and manufacturing method thereof |
KR20230153111A (en) * | 2022-04-28 | 2023-11-06 | 한양대학교 산학협력단 | Multilayer interconnection structure for reducing contact resistance and method for fabricating the same |
CN116018060B (en) * | 2023-03-27 | 2023-06-13 | 长鑫存储技术有限公司 | Semiconductor structure, preparation method thereof and packaging structure |
Citations (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4853348A (en) * | 1984-12-05 | 1989-08-01 | Mitsubishi Denki Kabushiki Kaisha | Process for manufacture of a semiconductor memory device |
US4906590A (en) * | 1988-05-09 | 1990-03-06 | Mitsubishi Denki Kabushiki Kaisha | Method of forming a trench capacitor on a semiconductor substrate |
US5592412A (en) * | 1995-10-05 | 1997-01-07 | Siemens Aktiengesellschaft | Enhanced deep trench storage node capacitance for DRAM |
US5663085A (en) * | 1995-04-27 | 1997-09-02 | Nec Corporation | Method for fabricating capacitive element of semiconductor memory device |
US5696014A (en) * | 1994-03-11 | 1997-12-09 | Micron Semiconductor, Inc. | Method for increasing capacitance of an HSG rugged capacitor using a phosphine rich oxidation and subsequent wet etch |
US5877061A (en) * | 1997-02-25 | 1999-03-02 | International Business Machines Corporation | Methods for roughening and volume expansion of trench sidewalls to form high capacitance trench cell for high density dram applications |
US5932333A (en) * | 1997-12-05 | 1999-08-03 | United Silicon Incorporated | Method for manufacturing charge storage electrode |
US6004859A (en) * | 1999-01-08 | 1999-12-21 | Worldwide Semiconductor Manufacturing Corp. | Method for fabricating a stack capacitor |
US6025225A (en) * | 1998-01-22 | 2000-02-15 | Micron Technology, Inc. | Circuits with a trench capacitor having micro-roughened semiconductor surfaces and methods for forming the same |
US6177696B1 (en) * | 1998-08-13 | 2001-01-23 | International Business Machines Corporation | Integration scheme enhancing deep trench capacitance in semiconductor integrated circuit devices |
US6271079B1 (en) * | 1999-05-07 | 2001-08-07 | Mosel Vitelic Inc. | Method of forming a trench capacitor |
US6448131B1 (en) * | 2001-08-14 | 2002-09-10 | International Business Machines Corporation | Method for increasing the capacitance of a trench capacitor |
US6495411B1 (en) * | 2000-07-13 | 2002-12-17 | Promos Technology Inc. | Technique to improve deep trench capacitance by increasing surface thereof |
US20030052088A1 (en) * | 2001-09-19 | 2003-03-20 | Anisul Khan | Method for increasing capacitance in stacked and trench capacitors |
US20030064591A1 (en) * | 2001-09-24 | 2003-04-03 | Jorn Lutzen | Method of etching a layer in a trench and method of fabricating a trench capacitor |
US20030068867A1 (en) * | 2001-09-04 | 2003-04-10 | Matthias Forster | Method for fabricating a trench capacitor for a semiconductor memory |
US6620675B2 (en) * | 2001-09-26 | 2003-09-16 | International Business Machines Corporation | Increased capacitance trench capacitor |
US6696344B1 (en) * | 2003-03-10 | 2004-02-24 | Nanya Technology Corporation | Method for forming a bottle-shaped trench |
US6806138B1 (en) * | 2004-01-21 | 2004-10-19 | International Business Machines Corporation | Integration scheme for enhancing capacitance of trench capacitors |
US20050118775A1 (en) * | 2001-01-09 | 2005-06-02 | Matthias Goldbach | Method for fabricating trench capacitors for integrated semiconductor memories |
US20080122030A1 (en) * | 2006-08-30 | 2008-05-29 | International Business Machines Corporation | Methods for enhancing trench capacitance and trench capacitor |
US20100258904A1 (en) * | 2009-04-14 | 2010-10-14 | International Business Machines Corporation | Bottle-shaped trench capacitor with enhanced capacitance |
US20110272702A1 (en) * | 2010-05-07 | 2011-11-10 | International Business Machines Corporation | Enhanced capacitance deep trench capacitor for edram |
US20120199949A1 (en) * | 2011-02-04 | 2012-08-09 | Qualcomm Incorporated | High Density Metal-Insulator-Metal Trench Capacitor |
US20130161792A1 (en) * | 2011-12-27 | 2013-06-27 | Maxim Integrated Products, Inc. | Semiconductor device having trench capacitor structure integrated therein |
US20140159197A1 (en) * | 2012-12-11 | 2014-06-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Self-aligned deep trench capacitor, and method for making the same |
US20150076657A1 (en) * | 2013-09-16 | 2015-03-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for manufacturing semiconductor device and semiconductor device |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4241045C1 (en) * | 1992-12-05 | 1994-05-26 | Bosch Gmbh Robert | Process for anisotropic etching of silicon |
JP3981205B2 (en) | 1998-06-09 | 2007-09-26 | 世界先進積體電路股▲ふん▼有限公司 | Manufacturing method of high density DRAM capacitor structure |
DE19930188A1 (en) * | 1999-06-30 | 2001-01-04 | Infineon Technologies Ag | Process for producing trenches for storage capacitors of DRAM semiconductor memories |
KR20010081778A (en) | 2000-02-18 | 2001-08-29 | 윤종용 | Method of fabricating a capacitor |
DE10055712B4 (en) * | 2000-11-10 | 2006-07-13 | Infineon Technologies Ag | Method for producing trench capacitors for highly integrated semiconductor memories |
US6867089B2 (en) * | 2002-01-28 | 2005-03-15 | Nanya Technology Corporation | Method of forming a bottle-shaped trench in a semiconductor substrate |
JP3926272B2 (en) * | 2003-01-08 | 2007-06-06 | 株式会社東芝 | Manufacturing method of semiconductor device including trench capacitor |
US8049327B2 (en) * | 2009-01-05 | 2011-11-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-silicon via with scalloped sidewalls |
TW201222778A (en) * | 2010-11-18 | 2012-06-01 | Ind Tech Res Inst | Trench capacitor structures and method of manufacturing the same |
US10120134B2 (en) * | 2015-02-20 | 2018-11-06 | Si-Ware Systems | Micro-optical bench device with highly/selectively-controlled optical surfaces |
-
2016
- 2016-11-21 US US15/356,859 patent/US20170186837A1/en not_active Abandoned
- 2016-12-28 KR KR1020160180776A patent/KR20170078535A/en active Application Filing
- 2016-12-28 CN CN201611237535.6A patent/CN107017237B/en active Active
- 2016-12-29 TW TW105143981A patent/TWI625862B/en active
-
2018
- 2018-09-10 US US16/126,123 patent/US10692966B2/en active Active
-
2019
- 2019-01-15 KR KR1020190005182A patent/KR102245976B1/en active IP Right Grant
Patent Citations (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4853348A (en) * | 1984-12-05 | 1989-08-01 | Mitsubishi Denki Kabushiki Kaisha | Process for manufacture of a semiconductor memory device |
US4906590A (en) * | 1988-05-09 | 1990-03-06 | Mitsubishi Denki Kabushiki Kaisha | Method of forming a trench capacitor on a semiconductor substrate |
US5696014A (en) * | 1994-03-11 | 1997-12-09 | Micron Semiconductor, Inc. | Method for increasing capacitance of an HSG rugged capacitor using a phosphine rich oxidation and subsequent wet etch |
US5663085A (en) * | 1995-04-27 | 1997-09-02 | Nec Corporation | Method for fabricating capacitive element of semiconductor memory device |
US5592412A (en) * | 1995-10-05 | 1997-01-07 | Siemens Aktiengesellschaft | Enhanced deep trench storage node capacitance for DRAM |
US5877061A (en) * | 1997-02-25 | 1999-03-02 | International Business Machines Corporation | Methods for roughening and volume expansion of trench sidewalls to form high capacitance trench cell for high density dram applications |
US5932333A (en) * | 1997-12-05 | 1999-08-03 | United Silicon Incorporated | Method for manufacturing charge storage electrode |
US6025225A (en) * | 1998-01-22 | 2000-02-15 | Micron Technology, Inc. | Circuits with a trench capacitor having micro-roughened semiconductor surfaces and methods for forming the same |
US6177696B1 (en) * | 1998-08-13 | 2001-01-23 | International Business Machines Corporation | Integration scheme enhancing deep trench capacitance in semiconductor integrated circuit devices |
US6004859A (en) * | 1999-01-08 | 1999-12-21 | Worldwide Semiconductor Manufacturing Corp. | Method for fabricating a stack capacitor |
US6271079B1 (en) * | 1999-05-07 | 2001-08-07 | Mosel Vitelic Inc. | Method of forming a trench capacitor |
US6495411B1 (en) * | 2000-07-13 | 2002-12-17 | Promos Technology Inc. | Technique to improve deep trench capacitance by increasing surface thereof |
US20050118775A1 (en) * | 2001-01-09 | 2005-06-02 | Matthias Goldbach | Method for fabricating trench capacitors for integrated semiconductor memories |
US6448131B1 (en) * | 2001-08-14 | 2002-09-10 | International Business Machines Corporation | Method for increasing the capacitance of a trench capacitor |
US20030068867A1 (en) * | 2001-09-04 | 2003-04-10 | Matthias Forster | Method for fabricating a trench capacitor for a semiconductor memory |
US20030052088A1 (en) * | 2001-09-19 | 2003-03-20 | Anisul Khan | Method for increasing capacitance in stacked and trench capacitors |
US20030064591A1 (en) * | 2001-09-24 | 2003-04-03 | Jorn Lutzen | Method of etching a layer in a trench and method of fabricating a trench capacitor |
US6620675B2 (en) * | 2001-09-26 | 2003-09-16 | International Business Machines Corporation | Increased capacitance trench capacitor |
US6696344B1 (en) * | 2003-03-10 | 2004-02-24 | Nanya Technology Corporation | Method for forming a bottle-shaped trench |
US6806138B1 (en) * | 2004-01-21 | 2004-10-19 | International Business Machines Corporation | Integration scheme for enhancing capacitance of trench capacitors |
US20080122030A1 (en) * | 2006-08-30 | 2008-05-29 | International Business Machines Corporation | Methods for enhancing trench capacitance and trench capacitor |
US20100258904A1 (en) * | 2009-04-14 | 2010-10-14 | International Business Machines Corporation | Bottle-shaped trench capacitor with enhanced capacitance |
US20110272702A1 (en) * | 2010-05-07 | 2011-11-10 | International Business Machines Corporation | Enhanced capacitance deep trench capacitor for edram |
US20120199949A1 (en) * | 2011-02-04 | 2012-08-09 | Qualcomm Incorporated | High Density Metal-Insulator-Metal Trench Capacitor |
US20130161792A1 (en) * | 2011-12-27 | 2013-06-27 | Maxim Integrated Products, Inc. | Semiconductor device having trench capacitor structure integrated therein |
US20140159197A1 (en) * | 2012-12-11 | 2014-06-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Self-aligned deep trench capacitor, and method for making the same |
US20150076657A1 (en) * | 2013-09-16 | 2015-03-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for manufacturing semiconductor device and semiconductor device |
Non-Patent Citations (1)
Title |
---|
Andrew R. Neureuther, Simulation of Semiconductor Lithography and Topology, 2006, pages 87-88 * |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2019007373A1 (en) * | 2017-07-04 | 2019-01-10 | Changxin Memory Technologies, Inc. | Semiconductor storage device and method for forming a profile of a capacitor thereof |
US10886380B2 (en) | 2017-07-04 | 2021-01-05 | Changxin Memory Technologies, Inc. | Semiconductor storage device and method for forming a profile of a capacitor thereof |
US10529797B2 (en) | 2017-12-11 | 2020-01-07 | Magnachip Semiconductor, Ltd. | Semiconductor device having a deep-trench capacitor including void and fabricating method thereof |
FR3087027A1 (en) * | 2018-10-08 | 2020-04-10 | Stmicroelectronics (Rousset) Sas | CAPACITIVE ELEMENT OF ELECTRONIC CHIP |
US10971578B2 (en) | 2018-10-08 | 2021-04-06 | Stmicroelectronics (Rousset) Sas | Capacitive electronic chip component |
US11404534B2 (en) | 2019-06-28 | 2022-08-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Backside capacitor techniques |
CN110379764A (en) * | 2019-08-15 | 2019-10-25 | 福建省晋华集成电路有限公司 | Fleet plough groove isolation structure and semiconductor devices |
US11797743B2 (en) | 2020-02-24 | 2023-10-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Leakage reduction between two transistor devices on a same continuous fin |
US11374000B2 (en) | 2020-03-10 | 2022-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Trench capacitor with lateral protrusion structure |
US11211362B2 (en) | 2020-03-20 | 2021-12-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D trench capacitor for integrated passive devices |
US11862612B2 (en) | 2020-03-20 | 2024-01-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D trench capacitor for integrated passive devices |
US11756991B2 (en) * | 2020-03-27 | 2023-09-12 | Lapis Semiconductor Co., Ltd. | Semiconductor device and manufacturing method for semiconductor device |
US20210305360A1 (en) * | 2020-03-27 | 2021-09-30 | Lapis Semiconductor Co., Ltd. | Semiconductor device and manufacturing method for semiconductor device |
US11735624B2 (en) | 2021-03-05 | 2023-08-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-lateral recessed MIM structure |
US11854817B2 (en) | 2021-07-08 | 2023-12-26 | Key Foundry Co., Ltd. | Manufacturing method for deep trench capacitor with scalloped profile |
US20230307558A1 (en) * | 2021-08-30 | 2023-09-28 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor trench capacitor structure and manufacturing method thereof |
US20230092429A1 (en) * | 2021-09-23 | 2023-03-23 | Qualcomm Incorporated | High density silicon based capacitor |
WO2024064462A1 (en) * | 2022-09-23 | 2024-03-28 | Qualcomm Incorporated | Package and device comprising a package |
Also Published As
Publication number | Publication date |
---|---|
US20190019860A1 (en) | 2019-01-17 |
CN107017237A (en) | 2017-08-04 |
TWI625862B (en) | 2018-06-01 |
CN107017237B (en) | 2022-06-17 |
KR20170078535A (en) | 2017-07-07 |
US10692966B2 (en) | 2020-06-23 |
KR20190008399A (en) | 2019-01-23 |
KR102245976B1 (en) | 2021-04-30 |
TW201724532A (en) | 2017-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10692966B2 (en) | Deep trench capacitor with scallop profile | |
US10818597B2 (en) | Hybrid copper structure for advance interconnect usage | |
US10062603B2 (en) | Air-gap scheme for BEOL process | |
KR101791730B1 (en) | Semiconductor structure and fabricating method thereof | |
US11075212B2 (en) | Semiconductor device and method of manufacturing | |
US20160190343A1 (en) | A fet device having a vertical channel in a 2d material layer | |
US11049811B2 (en) | Forming interlayer dielectric material by spin-on metal oxide deposition | |
US11769792B2 (en) | Trench capacitor profile to decrease substrate warpage | |
CN109786378A (en) | Integrated circuit device | |
US20210288047A1 (en) | Trench capacitor with lateral protrusion strucutre | |
US10833149B2 (en) | Capacitors | |
US20230163084A1 (en) | Guard ring structure | |
US20240071956A1 (en) | Through via with guard ring structure | |
US20240014254A1 (en) | Trench capacitor film scheme to reduce substrate warpage | |
KR20210085421A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TAIW Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YEN, TSUI-LING;NI, CHYI-TSONG;JANG, RUEI-HUNG;AND OTHERS;SIGNING DATES FROM 20161216 TO 20161219;REEL/FRAME:040669/0605 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCV | Information on status: appeal procedure |
Free format text: NOTICE OF APPEAL FILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |