US20160141169A1 - Substrate backside texturing - Google Patents
Substrate backside texturing Download PDFInfo
- Publication number
- US20160141169A1 US20160141169A1 US15/006,965 US201615006965A US2016141169A1 US 20160141169 A1 US20160141169 A1 US 20160141169A1 US 201615006965 A US201615006965 A US 201615006965A US 2016141169 A1 US2016141169 A1 US 2016141169A1
- Authority
- US
- United States
- Prior art keywords
- backside
- semiconductor substrate
- substrate
- contact areas
- features
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
- H01L21/02005—Preparing bulk and homogeneous wafers
- H01L21/02008—Multistep processes
- H01L21/0201—Specific process step
- H01L21/02016—Backside treatment
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70691—Handling of masks or workpieces
- G03F7/70783—Handling stress or warp of chucks, masks or workpieces, e.g. to compensate for imaging errors or considerations related to warpage of masks or workpieces due to their own weight
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30625—With simultaneous mechanical treatment, e.g. mechanico-chemical polishing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/687—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/12—Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
Definitions
- the substrate may be chucked on an imaging scanner or camera.
- the wafer can be thought of as a “pancake” that is able to “wrinkle”, resulting in significant distortion of images projected onto the wafer. This impacts overall performance when aligning multiple lithographic layers in integrated circuit manufacturing.
- Embodiments described herein relate to a method and apparatus for reducing lithographic distortion.
- a backside of a semiconductor substrate may be texturized. Then a lithographic process may be performed on the semiconductor substrate having the texturized backside.
- FIG. 1 is a simplified diagram of chuck pins and a semiconductor substrate
- FIG. 2 is a schematic illustration of a process according to an embodiment
- FIG. 3 is a schematic diagram of apparatus according to an embodiment
- FIG. 4 is a chart illustrating semiconductor substrate materials and corresponding etchants
- FIG. 5 is a schematic illustration of apparatus according to an embodiment
- FIG. 6 is a schematic illustration of a process according to an embodiment.
- FIG. 7 is a schematic illustration of roughness associated with a backside of a semiconductor substrate.
- the backside of semiconductor substrates may be contaminated during processing.
- the contamination may include residual films and organic and inorganic particles.
- Such contamination may result from many steps in the manufacturing process such as thermal material growth, e.g., growing SiN or SiO 2 films, photoresist processing, rapid thermal annealing and/or chemical vapor deposition (CVD).
- the backside substrate surface may also become scratched due to wafer handling such as by robotic arms during wafer transfers from tool to tool.
- FIG. 1 shows contact areas, such as chuck pins 100 , and wafer stage 102 receiving semiconductor substrate 104 .
- Particles 106 are attached to the back surface of semiconductor substrate 104 .
- the interaction between the backside surface of substrate 104 and chuck pins 100 determines how substrate 104 will slip across pins 100 .
- substrate 104 slips differently at each pin 100 , resulting in non-uniform substrate distortions. Non-uniform substrate distortions are undesirable because such distortions may result in poor overlay performance.
- the backside surface of semiconductor substrate 104 which contacts chuck pins 100 may be texturized to produce a more uniform wafer distortion due to wafer slippage on the chuck.
- the backside of semiconductor substrate 104 is texturized to produce a smaller coefficient of friction which improves the slippage uniformity across the backside of the semiconductor substrate 104 during scanner chucking.
- FIG. 2 illustrates a process for improving distortion uniformity according to an embodiment.
- a lot of substrates 200 are texturized at 202 and then undergo photoresist processing at 204 .
- Photoresist processing 204 may include photoresist coating and baking a top surface of each substrate 200 .
- Texturizing 202 and photoresist processing 204 may be performed with a wafer track system 206 .
- each semiconductor substrate 200 may be exposed 208 in a scanner for which each substrate 200 may be chucked on chuck pins 100 . Then each semiconductor substrate 200 undergoes further photoresist processing 210 to develop the photoresist. Next, at 212 , overlay metrology is performed, such as, for example, using an Archer tool. Subsequent processing may then be performed at 214 such as, for example, etching.
- the contact areas, e.g., chuck pins 100 , of the photolithographic tool employed at exposing 208 may be determined.
- the texture of the backside of one or more substrates in lot 200 may be determined.
- the determining may be based at least in part on the frequency of backside features at one or more portions of the semiconductor substrate, the amplitude of the backside features at one or more portions of the semiconductor substrate, and/or a size of the one or more contact areas.
- the determining may employ a microscopy tool including a computer having a processor and a computer readable, non-transitory medium, such as a memory.
- the memory may store program instructions for causing the processor to control the microscopy tool to determine backside surface texturing.
- Texturizing 202 of the substrate backside may be accomplished chemically, mechanically or with a plasma process.
- the backside of the substrate may be cleaned to remove contamination, such as particles or residual films.
- Texturizing 202 modifies the surface of the substrate to achieve a smaller and uniform coefficient of friction as compared to a substrate where the backside has not been texturized. A smaller and more uniform coefficient of friction may yield more uniform wafer distortion signatures during chucking and thus improves overlay performance during subsequent lithography level stacking.
- FIG. 3 illustrates apparatus to improve distortion uniformity according to an embodiment.
- Semiconductor substrates in lot 300 are provided to etcher 302 which texturizes the backside of the substrate.
- the substrates may first be provided to a cleaning station to clean the substrate backsides or cleaning may occur in etcher 302 or cleaning may occur in etcher 302 .
- the substrates 300 may be provided to photoresist coater/oven 304 .
- photoresist material is applied to the top side of the substrate and baked thereon.
- Etcher 302 and coater/oven 304 may be parts of wafer track system 306 .
- Substrates with the photoresist layer may then be exposed in scanner 308 for which each substrate 300 may be chucked on chuck pins 100 . Then, substrates are passed to photoresist developer 310 . After the photoresist has been developed, the substrate may be passed to an overlay metrology tool 312 , such as an Archer tool, for measurements to be made. Subsequently, each substrate is passed for subsequent processing 314 .
- an overlay metrology tool 312 such as an Archer tool
- texturizing 202 may be accomplished chemically.
- etcher 302 may be a chemical etcher.
- the chemical etchant employed depends upon the material to be removed.
- Texturizing 202 may include treatment with an etchant to remove unwanted residual films, such as silicon nitride, oxide, etc.; an etchant to remove silicon in a manner that texturizes the substrate backside; or a combination of both.
- Etchants that can be used to etch silicon substrate and/or materials on the substrate backside are listed in FIG. 4 .
- FIG. 4 provides examples of materials to be etched and corresponding etchants, but a list of possible substrate materials and corresponding etchants is not limited to those identified in FIG. 4 .
- substrate materials and etchants that may be employed.
- substrate materials may include GaAs, sapphire, gadolinium gallium garnet (GGG) and lithium niobate.
- GGG gadolinium gallium garnet
- a combination of two or more chemicals may be used to control the etch rate for a substrate which, in turn, determines the resulting geometry for the surface, such as whether the surface is pitted or smooth.
- etching In addition to etching, another way to change the coefficient of friction of the substrate backside is to chemically change the material characteristics or properties at an atomic level.
- vapor treatment such as HMDS (Hexamethyldisilazane) or other vapor treatments, well known to those skilled in the art, that react with the substrate backside surface may be employed.
- HMDS Hexamethyldisilazane
- the etchants listed in FIG. 4 in more dilute form, may also chemically alter the substrate backside.
- Texturizing 202 may alternatively include a plasma or dry etcher 302 .
- the purpose is to remove unwanted residual films; etch silicon in a manner that texturizes the wafer surface; or a combination of both.
- FIG. 5 illustrates apparatus to improve distortion uniformity employing a polisher.
- Semiconductor substrates in lot 500 are provided to polisher 502 which texturizes the backside of the substrate.
- the substrates may first be provided to a cleaning station to clean the substrate backsides.
- the substrates may be provided to photoresist coater/oven 504 .
- photoresist material is applied to the top side of the substrate and baked thereon.
- Polisher 502 and coater/oven 504 may be parts of wafer track system 506 .
- Substrates with the photoresist layer may then be exposed in scanner 508 for which each substrate 500 may be chucked on chuck pins 100 . Then, substrates are passed to photoresist developer 510 . After the photoresist has been developed, the substrate may be passed to an overlay metrology tool 512 , such as an Archer tool, for measurements to be made. Subsequently, each substrate is passed for subsequent processing 514 .
- photoresist developer 510 After the photoresist has been developed, the substrate may be passed to an overlay metrology tool 512 , such as an Archer tool, for measurements to be made. Subsequently, each substrate is passed for subsequent processing 514 .
- Polisher 502 may include a rotating polishing brush that scrubs/scratches the substrate backside to remove contamination and create a desired texture.
- the head of rotating polishing brush may include a surface which contacts the substrate with diamond particles embedded therein.
- diamond particles silicon carbide may also be employed.
- the polishing brush may contact the wafer in a dry state.
- a slurry material may be added during the polishing process.
- the slurry may include an abrasive.
- chemical agents such as HDMS, TMAH or any of the etchants listed in FIG. 4 may be employed during the polishing process.
- FIG. 6 illustrates a process alternative to FIG. 2 for improving distortion uniformity.
- Elements 600 - 614 may be similar to elements 200 - 214 in FIG. 2 and therefore a description will not be repeated.
- the measurements may be employed to create an overlay model 616 that corrects for overlay signatures.
- the overlay model 616 is employed to modify the exposure at 608 to compensate for the overlay signatures. This feedback process may be repeated, for example, every 10 to 12 lots of substrates.
- FIG. 7 represents a schematic illustration of texturing on a substrate backside.
- Texturing provides a controlled degree of roughness.
- the roughness may be described as a series of valleys and ridges in the substrate.
- the roughness may be characterized by amplitude A, representing the vertical distance from a valley to a peak, and a period ⁇ , which indicates a peak-to-peak distance.
- the roughness may also be characterized by the uniformity of the amplitude and/or period over the area of the substrate backside.
- Atomic Force Microscopy (AFM) may be employed to measure or quantify these metrics.
- the microscopy tool may be controlled by a computer including a processor and a computer readable, non-transitory medium, such as a memory.
- the memory may store program instructions for causing the processor to control the microscopy tool to determine backside surface texture based on more or more of the parameters discussed above and/or the size of the contact areas of the photolithography tool.
- Optimum texturing characteristics is dictated by the interaction of the semiconductor substrate 104 and chuck pins 100 on scanner 102 .
- the interaction between the substrate 104 backside and chuck pins 100 as a vacuum is applied during chucking is primarily determined by the coefficient of friction that exists between the two surfaces.
- the coefficient of friction becomes higher as the backside of the substrate 104 becomes both smoother and less smooth from an optimal range. A higher coefficient of friction results in larger distortion levels.
- the uniformity of the coefficient of friction across the wafer may impact the uniformity of substrate slippage which also affects distortion. Larger non-uniformity may result in substrate distortion which has greater variability across the substrate, which leads to worsened overlay performance.
- the backside of the semiconductor is textured to impact the effective contact surface area between chuck pins 100 and substrate 104 .
- an optimal range may exist for the period ⁇ of the texturing. If the period ⁇ of the texturing is too small, the substrate 104 backside may touch the chuck pins 100 at too many locations to minimize the coefficient of friction. If the period ⁇ becomes too large, the number of touch points between the substrate 104 and the chuck pins 100 may become so small that the substrate 104 catches on the chuck pins 100 , increasing the coefficient of friction.
- the amplitude A of the texture on the wafer backside may also play a role in determining the coefficient of friction, particularly when taking into consideration the surface roughness of the chuck pins 100 themselves. Therefore, an embodiment can also involve characterization of the texture amplitude A to minimize the coefficient of friction.
- the backside texture may have an amplitude A that is within 50 nm across at least a portion of the backside of the substrate.
- chuck pins 100 may have a diameter on the order of 150 microns.
- the coefficient of friction may be minimized if the period ⁇ of the texturizing is smaller than the width of each contact pin 100 .
- the coefficient of friction may be minimized if 5-20 touch points exist between the backside surface and each chuck pin 100 .
- the period ⁇ of the texturing may be 1 ⁇ 5 to 1/10 of the width of each chuck pin 100 .
- the backside features may contact each chuck pin at a frequency of no more than 70 contacts per millimeter. Alternatively, the backside features may contact each chuck pin at a frequency of 5-10 contacts per micron.
- the amplitudes A of the backside features may be within 10 nm distribution of each other.
- the amplitude, period and/or uniformity requirements listed above may be combined together, used individually, or used collectively while omitting one or more of the requirements.
Abstract
Embodiments described relate to a method and apparatus for reducing lithographic distortion. A backside of a semiconductor substrate may be texturized. Then a lithographic process may be performed on the semiconductor substrate having the texturized backside.
Description
- This application is continuation application that is based on and derives the benefit of the filing date of U.S. patent application Ser. No. 14/453,352 that claims the benefit of the filing dates of U.S. Provisional Patent Application No. 61/864,151, filed Aug. 9, 2013 and U.S. Provisional Patent Application No. 61/864,212, filed Aug. 9, 2013, the contents of all three patent application are incorporated herein by reference in their entirety.
- In order to expose a semiconductor substrate during manufacture of an integrated circuit (IC), the substrate may be chucked on an imaging scanner or camera. During chucking, the wafer can be thought of as a “pancake” that is able to “wrinkle”, resulting in significant distortion of images projected onto the wafer. This impacts overall performance when aligning multiple lithographic layers in integrated circuit manufacturing.
- Embodiments described herein relate to a method and apparatus for reducing lithographic distortion. A backside of a semiconductor substrate may be texturized. Then a lithographic process may be performed on the semiconductor substrate having the texturized backside.
- A detailed description of several embodiments will now be provided, taken in conjunction with the accompanying drawings, of which:
-
FIG. 1 is a simplified diagram of chuck pins and a semiconductor substrate; -
FIG. 2 is a schematic illustration of a process according to an embodiment; -
FIG. 3 is a schematic diagram of apparatus according to an embodiment; -
FIG. 4 is a chart illustrating semiconductor substrate materials and corresponding etchants; -
FIG. 5 is a schematic illustration of apparatus according to an embodiment; -
FIG. 6 is a schematic illustration of a process according to an embodiment; and -
FIG. 7 is a schematic illustration of roughness associated with a backside of a semiconductor substrate. - Typically in IC manufacturing, the backside of semiconductor substrates may be contaminated during processing. The contamination may include residual films and organic and inorganic particles. Such contamination may result from many steps in the manufacturing process such as thermal material growth, e.g., growing SiN or SiO2 films, photoresist processing, rapid thermal annealing and/or chemical vapor deposition (CVD). In addition, the backside substrate surface may also become scratched due to wafer handling such as by robotic arms during wafer transfers from tool to tool.
- The condition of the wafer backside may play a significant role in the final wafer distortion signature that results during chucking on an imaging scanner or camera.
FIG. 1 shows contact areas, such aschuck pins 100, andwafer stage 102 receivingsemiconductor substrate 104.Particles 106 are attached to the back surface ofsemiconductor substrate 104. The interaction between the backside surface ofsubstrate 104 andchuck pins 100 determines howsubstrate 104 will slip acrosspins 100. When the backside ofsubstrate 104 is not uniform, such as whenparticles 106 are present or surface unevenness exists,substrate 104 slips differently at eachpin 100, resulting in non-uniform substrate distortions. Non-uniform substrate distortions are undesirable because such distortions may result in poor overlay performance. - To improve distortion uniformity and, perhaps, improve overlay performance, the backside surface of
semiconductor substrate 104 which contactschuck pins 100 may be texturized to produce a more uniform wafer distortion due to wafer slippage on the chuck. The backside ofsemiconductor substrate 104 is texturized to produce a smaller coefficient of friction which improves the slippage uniformity across the backside of thesemiconductor substrate 104 during scanner chucking. -
FIG. 2 illustrates a process for improving distortion uniformity according to an embodiment. A lot ofsubstrates 200 are texturized at 202 and then undergo photoresist processing at 204.Photoresist processing 204 may include photoresist coating and baking a top surface of eachsubstrate 200. Texturizing 202 andphotoresist processing 204 may be performed with awafer track system 206. - Subsequent to
photoresist processing 204, eachsemiconductor substrate 200 may be exposed 208 in a scanner for which eachsubstrate 200 may be chucked onchuck pins 100. Then eachsemiconductor substrate 200 undergoes furtherphotoresist processing 210 to develop the photoresist. Next, at 212, overlay metrology is performed, such as, for example, using an Archer tool. Subsequent processing may then be performed at 214 such as, for example, etching. - Prior to texturizing 202, the contact areas, e.g.,
chuck pins 100, of the photolithographic tool employed at exposing 208, may be determined. The texture of the backside of one or more substrates inlot 200 may be determined. As explained in more detail below, the determining may be based at least in part on the frequency of backside features at one or more portions of the semiconductor substrate, the amplitude of the backside features at one or more portions of the semiconductor substrate, and/or a size of the one or more contact areas. The determining may employ a microscopy tool including a computer having a processor and a computer readable, non-transitory medium, such as a memory. The memory may store program instructions for causing the processor to control the microscopy tool to determine backside surface texturing. - Texturizing 202 of the substrate backside may be accomplished chemically, mechanically or with a plasma process. Optionally, as a preliminary process, the backside of the substrate may be cleaned to remove contamination, such as particles or residual films. Texturizing 202 modifies the surface of the substrate to achieve a smaller and uniform coefficient of friction as compared to a substrate where the backside has not been texturized. A smaller and more uniform coefficient of friction may yield more uniform wafer distortion signatures during chucking and thus improves overlay performance during subsequent lithography level stacking.
-
FIG. 3 illustrates apparatus to improve distortion uniformity according to an embodiment. Semiconductor substrates inlot 300 are provided to etcher 302 which texturizes the backside of the substrate. As noted above, the substrates may first be provided to a cleaning station to clean the substrate backsides or cleaning may occur inetcher 302 or cleaning may occur inetcher 302. Subsequent to etcher 302, thesubstrates 300 may be provided to photoresist coater/oven 304. In coater/oven 304, photoresist material is applied to the top side of the substrate and baked thereon.Etcher 302 and coater/oven 304 may be parts ofwafer track system 306. - Substrates with the photoresist layer may then be exposed in
scanner 308 for which eachsubstrate 300 may be chucked onchuck pins 100. Then, substrates are passed tophotoresist developer 310. After the photoresist has been developed, the substrate may be passed to anoverlay metrology tool 312, such as an Archer tool, for measurements to be made. Subsequently, each substrate is passed forsubsequent processing 314. - As noted above, texturizing 202 may be accomplished chemically. Thus, etcher 302 may be a chemical etcher. The chemical etchant employed depends upon the material to be removed. Texturizing 202 may include treatment with an etchant to remove unwanted residual films, such as silicon nitride, oxide, etc.; an etchant to remove silicon in a manner that texturizes the substrate backside; or a combination of both. Etchants that can be used to etch silicon substrate and/or materials on the substrate backside are listed in
FIG. 4 .FIG. 4 provides examples of materials to be etched and corresponding etchants, but a list of possible substrate materials and corresponding etchants is not limited to those identified inFIG. 4 . Those of ordinary skill in the art know of other substrate materials and etchants that may be employed. For example, other substrate materials may include GaAs, sapphire, gadolinium gallium garnet (GGG) and lithium niobate. A combination of two or more chemicals may be used to control the etch rate for a substrate which, in turn, determines the resulting geometry for the surface, such as whether the surface is pitted or smooth. - In addition to etching, another way to change the coefficient of friction of the substrate backside is to chemically change the material characteristics or properties at an atomic level. The use of vapor treatment such as HMDS (Hexamethyldisilazane) or other vapor treatments, well known to those skilled in the art, that react with the substrate backside surface may be employed. For example, the etchants listed in
FIG. 4 , in more dilute form, may also chemically alter the substrate backside. By chemically changing the surface, different surface energy and friction properties may be achieved, changing the interaction of the substrate with the chuck pins 100 on thescanner stage 102. - Texturizing 202 may alternatively include a plasma or
dry etcher 302. As with chemical etching, the purpose is to remove unwanted residual films; etch silicon in a manner that texturizes the wafer surface; or a combination of both. - Alternatively, texturizing 202 may be accomplished by polishing.
FIG. 5 illustrates apparatus to improve distortion uniformity employing a polisher. Semiconductor substrates inlot 500 are provided to polisher 502 which texturizes the backside of the substrate. As noted above, the substrates may first be provided to a cleaning station to clean the substrate backsides. Subsequent to polisher 502, the substrates may be provided to photoresist coater/oven 504. In coater/oven 504, photoresist material is applied to the top side of the substrate and baked thereon.Polisher 502 and coater/oven 504 may be parts ofwafer track system 506. - Substrates with the photoresist layer may then be exposed in
scanner 508 for which eachsubstrate 500 may be chucked on chuck pins 100. Then, substrates are passed tophotoresist developer 510. After the photoresist has been developed, the substrate may be passed to anoverlay metrology tool 512, such as an Archer tool, for measurements to be made. Subsequently, each substrate is passed forsubsequent processing 514. -
Polisher 502 may include a rotating polishing brush that scrubs/scratches the substrate backside to remove contamination and create a desired texture. The head of rotating polishing brush may include a surface which contacts the substrate with diamond particles embedded therein. Those of ordinary skill in the art will understand that any appropriate hard material may be employed to contact the substrate backside. As an alternative to diamond particles, silicon carbide may also be employed. - The polishing brush may contact the wafer in a dry state. Alternatively, a slurry material may be added during the polishing process. The slurry may include an abrasive. Alternatively, chemical agents, such as HDMS, TMAH or any of the etchants listed in
FIG. 4 may be employed during the polishing process. -
FIG. 6 illustrates a process alternative toFIG. 2 for improving distortion uniformity. Elements 600-614 may be similar to elements 200-214 inFIG. 2 and therefore a description will not be repeated. Once overlay metrology measurements have been taken at 612, the measurements may be employed to create anoverlay model 616 that corrects for overlay signatures. Theoverlay model 616 is employed to modify the exposure at 608 to compensate for the overlay signatures. This feedback process may be repeated, for example, every 10 to 12 lots of substrates. -
FIG. 7 represents a schematic illustration of texturing on a substrate backside. Texturing provides a controlled degree of roughness. The roughness may be described as a series of valleys and ridges in the substrate. The roughness may be characterized by amplitude A, representing the vertical distance from a valley to a peak, and a period λ, which indicates a peak-to-peak distance. The roughness may also be characterized by the uniformity of the amplitude and/or period over the area of the substrate backside. Atomic Force Microscopy (AFM) may be employed to measure or quantify these metrics. The microscopy tool may be controlled by a computer including a processor and a computer readable, non-transitory medium, such as a memory. The memory may store program instructions for causing the processor to control the microscopy tool to determine backside surface texture based on more or more of the parameters discussed above and/or the size of the contact areas of the photolithography tool. - Optimum texturing characteristics is dictated by the interaction of the
semiconductor substrate 104 and chuck pins 100 onscanner 102. The interaction between thesubstrate 104 backside and chuckpins 100 as a vacuum is applied during chucking is primarily determined by the coefficient of friction that exists between the two surfaces. In general, the coefficient of friction becomes higher as the backside of thesubstrate 104 becomes both smoother and less smooth from an optimal range. A higher coefficient of friction results in larger distortion levels. Furthermore, the uniformity of the coefficient of friction across the wafer may impact the uniformity of substrate slippage which also affects distortion. Larger non-uniformity may result in substrate distortion which has greater variability across the substrate, which leads to worsened overlay performance. - In general, the backside of the semiconductor is textured to impact the effective contact surface area between chuck pins 100 and
substrate 104. In general, an optimal range may exist for the period λ of the texturing. If the period λ of the texturing is too small, thesubstrate 104 backside may touch the chuck pins 100 at too many locations to minimize the coefficient of friction. If the period λ becomes too large, the number of touch points between thesubstrate 104 and the chuck pins 100 may become so small that thesubstrate 104 catches on the chuck pins 100, increasing the coefficient of friction. The amplitude A of the texture on the wafer backside may also play a role in determining the coefficient of friction, particularly when taking into consideration the surface roughness of the chuck pins 100 themselves. Therefore, an embodiment can also involve characterization of the texture amplitude A to minimize the coefficient of friction. - In one embodiment, the backside texture may have an amplitude A that is within 50 nm across at least a portion of the backside of the substrate.
- Typically, chuck pins 100 may have a diameter on the order of 150 microns. The coefficient of friction may be minimized if the period λ of the texturizing is smaller than the width of each
contact pin 100. The coefficient of friction may be minimized if 5-20 touch points exist between the backside surface and eachchuck pin 100. The period λ of the texturing may be ⅕ to 1/10 of the width of eachchuck pin 100. The backside features may contact each chuck pin at a frequency of no more than 70 contacts per millimeter. Alternatively, the backside features may contact each chuck pin at a frequency of 5-10 contacts per micron. - In one embodiment, the amplitudes A of the backside features may be within 10 nm distribution of each other.
- In other embodiments, the amplitude, period and/or uniformity requirements listed above may be combined together, used individually, or used collectively while omitting one or more of the requirements.
- Although several embodiments have been described in detail above, those skilled in the art will readily appreciate that many modifications are possible in the described embodiments without materially departing from the novel teachings of this invention. Accordingly, all such modifications are intended to be included within the scope of this invention as defined by the following claims.
Claims (19)
1. A method, comprising:
determining one or more contact areas on a photolithography tool for the semiconductor substrate;
determining a backside surface friction for a semiconductor substrate that is based, at least in part, on:
a frequency of backside features of the semiconductor substrate at one or more portions of the semiconductor substrate, or
an amplitude of the backside features at the one or more portions of the semiconductor substrate; and
processing the semiconductor substrate to obtain a target backside surface friction on the semiconductor substrate, the target backside surface friction comprising backside surface features at a period that is no more than ⅕ of a size of the one or more contact areas.
2. The method of claim 1 , wherein the contact areas comprise a density of no more than 70 per millimeter.
3. The method of claim 2 , wherein the amplitude of the backside features varies by no more than 10 nm of each other.
4. The method of claim 1 , wherein the processing comprises:
applying one or more films to the backside of the semiconductor substrate with at least one chemical agent.
5. The method of claim 1 , wherein the processing comprises applying a film to the backside of the semiconductor substrate using a vapor deposition process.
6. The method of claim 5 , wherein the vapor deposition process comprises HMDS.
7. The method of claim 6 , wherein the processing further comprises changing a surface energy of the semiconductor substrate.
8. The method of claim 6 , wherein the processing further comprises changing material characteristics or properties of the semiconductor substrate at an atomic level.
9. A method for improving backside surface friction of a semiconductor substrate, comprising:
determining a type of photolithography tool that will be used to process the semiconductor substrate, the photolithography tool comprising one or more contact areas that will support the semiconductor substrate ; and
processing the semiconductor substrate to obtain a backside surface friction that is based, at least in part, on backside features occurring at a period no more than ⅕ of a size of the contact areas.
10. The method of claim 9 , wherein the the backside surface friction is based, at least in part, on distances between features on the backside of the semiconductor substrate.
11. The method of claim 9 , wherein the the backside surface friction is based, at least in part, on amplitudes of the features on the backside of the semiconductor substrate.
12. The method of claim 9 , wherein the backside surface friction comprises a horizontal distance component that is less than a width of the one or more contact areas for at least a portion of the backside of the semiconductor substrate.
13. The method of claim 9 , wherein the backside surface friction further comprises a vertical distance component that is within 50 nm across at least a portion of the backside of the semiconductor substrate.
14. A method of reducing lithographic distortion comprising:
treating a backside of a semiconductor substrate; and
performing a lithographic process on the semiconductor substrate having the treated backside with a lithographic tool which supports the semiconductor substrate at one or more contact areas, the treating reduces the coefficient of friction between the backside and the one or more contact areas, and the coefficient of friction based, least in part, on the backside comprising features of a period that is no more than ⅕ of a size of the one or more contact areas.
15. The method of claim 14 , wherein the treating of the backside is based, at least in part, on changing a surface energy of the backside of the semiconductor substrate.
16. The method of claim 14 , wherein the treating comprises applying a vapor to the backside of the semiconductor substrate.
17. The method of claim 14 , wherein the treated backside contacts each of the one or more contact areas at a frequency of 5-10 contacts per micron.
18. The method of claim 14 , wherein the features vary in distance in a direction perpendicular to a surface of the semiconductor substrate by no more than 10 nm.
19. The method of claim 14 , further comprising:
producing an image on a front surface of the semiconductor substrate;
measuring variations in the image from a reference; and
producing a modified image on a front surface of a subsequent substrate that varies from the image in accordance with the variations.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/006,965 US20160141169A1 (en) | 2013-08-09 | 2016-01-26 | Substrate backside texturing |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201361864212P | 2013-08-09 | 2013-08-09 | |
US201361864151P | 2013-08-09 | 2013-08-09 | |
US14/453,352 US9281251B2 (en) | 2013-08-09 | 2014-08-06 | Substrate backside texturing |
US15/006,965 US20160141169A1 (en) | 2013-08-09 | 2016-01-26 | Substrate backside texturing |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/453,352 Continuation US9281251B2 (en) | 2013-08-09 | 2014-08-06 | Substrate backside texturing |
Publications (1)
Publication Number | Publication Date |
---|---|
US20160141169A1 true US20160141169A1 (en) | 2016-05-19 |
Family
ID=52448986
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/453,352 Active US9281251B2 (en) | 2013-08-09 | 2014-08-06 | Substrate backside texturing |
US15/006,965 Abandoned US20160141169A1 (en) | 2013-08-09 | 2016-01-26 | Substrate backside texturing |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/453,352 Active US9281251B2 (en) | 2013-08-09 | 2014-08-06 | Substrate backside texturing |
Country Status (6)
Country | Link |
---|---|
US (2) | US9281251B2 (en) |
JP (2) | JP6528286B2 (en) |
KR (3) | KR102379878B1 (en) |
CN (2) | CN108803255B (en) |
TW (2) | TWI539490B (en) |
WO (1) | WO2015021297A1 (en) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9281251B2 (en) * | 2013-08-09 | 2016-03-08 | Tokyo Electron Limited | Substrate backside texturing |
JP6442582B2 (en) * | 2014-03-05 | 2018-12-19 | 東京エレクトロン株式会社 | Substrate processing apparatus, substrate processing method, and recording medium |
US9330988B1 (en) * | 2014-12-23 | 2016-05-03 | International Business Machines Corporation | Method of fine-tuning process controls during integrated circuit chip manufacturing based on substrate backside roughness |
KR20220078733A (en) * | 2015-08-22 | 2022-06-10 | 도쿄엘렉트론가부시키가이샤 | Substrate backside texturing |
JP6540430B2 (en) * | 2015-09-28 | 2019-07-10 | 東京エレクトロン株式会社 | Substrate processing method and substrate processing apparatus |
JP7164289B2 (en) * | 2016-09-05 | 2022-11-01 | 東京エレクトロン株式会社 | Position-Specific Tuning of Bow-Controlling Stress to Control Overlay During Semiconductor Processing |
EP3299889A1 (en) * | 2016-09-27 | 2018-03-28 | ASML Netherlands B.V. | A substrate, a substrate holder, a substrate coating apparatus, a method for coating the substrate and a method for removing the coating |
US10770327B2 (en) * | 2017-07-28 | 2020-09-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | System and method for correcting non-ideal wafer topography |
JP6934376B2 (en) | 2017-09-20 | 2021-09-15 | 株式会社Screenホールディングス | Board processing method and board processing equipment |
KR20200083642A (en) * | 2017-11-29 | 2020-07-08 | 도쿄엘렉트론가부시키가이샤 | Reduced back friction on the substrate |
WO2020147992A1 (en) * | 2019-01-18 | 2020-07-23 | Asml Netherlands B.V. | Method, substrate and system for estimating stress in a substrate |
US11036147B2 (en) * | 2019-03-20 | 2021-06-15 | Kla Corporation | System and method for converting backside surface roughness to frontside overlay |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5651823A (en) * | 1993-07-16 | 1997-07-29 | Semiconductor Systems, Inc. | Clustered photolithography system |
US20070042567A1 (en) * | 2005-08-17 | 2007-02-22 | Sakae Koyata | Process for producing silicon wafer |
US20110059299A1 (en) * | 2009-09-04 | 2011-03-10 | International Business Machines Corporation | Method of Forming Self-Assembled Patterns Using Block Copolymers, and Articles Thereof |
US20110200942A1 (en) * | 2010-02-16 | 2011-08-18 | Keiichi Masunaga | Chemically amplified negative resist composition for eb or euv lithography and patterning process |
US20140265098A1 (en) * | 2013-03-15 | 2014-09-18 | Infineon Technologies Ag | Lift Pin for Substrate Processing |
US9275868B2 (en) * | 2013-07-19 | 2016-03-01 | Globalfoundries Inc. | Uniform roughness on backside of a wafer |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5499733A (en) * | 1992-09-17 | 1996-03-19 | Luxtron Corporation | Optical techniques of measuring endpoint during the processing of material layers in an optically hostile environment |
JP2853506B2 (en) * | 1993-03-24 | 1999-02-03 | 信越半導体株式会社 | Wafer manufacturing method |
JP2910507B2 (en) * | 1993-06-08 | 1999-06-23 | 信越半導体株式会社 | Method for manufacturing semiconductor wafer |
US5891352A (en) * | 1993-09-16 | 1999-04-06 | Luxtron Corporation | Optical techniques of measuring endpoint during the processing of material layers in an optically hostile environment |
US5778481A (en) | 1996-02-15 | 1998-07-14 | International Business Machines Corporation | Silicon wafer cleaning and polishing pads |
TW484039B (en) | 1999-10-12 | 2002-04-21 | Asm Lithography Bv | Lithographic projection apparatus and method |
JP2001232561A (en) * | 1999-12-16 | 2001-08-28 | Mitsubishi Materials Silicon Corp | Polishing method for semiconductor wafer by use of both face polishing device |
US6494765B2 (en) * | 2000-09-25 | 2002-12-17 | Center For Tribology, Inc. | Method and apparatus for controlled polishing |
US20040040576A1 (en) | 2002-08-29 | 2004-03-04 | Yuxia Sun | Wafer cleaning brush |
JP3870896B2 (en) * | 2002-12-11 | 2007-01-24 | 株式会社デンソー | Semiconductor device manufacturing method and semiconductor device manufactured thereby |
JP2005039155A (en) * | 2003-07-18 | 2005-02-10 | Matsushita Electric Ind Co Ltd | Method of manufacturing semiconductor device and method of manufacturing semiconductor substrate used for the device |
US20060138681A1 (en) * | 2004-12-27 | 2006-06-29 | Asml Netherlands B.V. | Substrate and lithography process using the same |
US7672110B2 (en) * | 2005-08-29 | 2010-03-02 | Applied Materials, Inc. | Electrostatic chuck having textured contact surface |
JP2007109967A (en) | 2005-10-14 | 2007-04-26 | Tokyo Electron Ltd | Semiconductor processor |
JP2007194503A (en) * | 2006-01-20 | 2007-08-02 | Toshiba Corp | Method and device of treating substrate |
US7831083B1 (en) * | 2006-07-13 | 2010-11-09 | Kla-Tencor Technologies Corporation | Image quality monitoring for substrate inspection |
US7765077B2 (en) * | 2007-09-21 | 2010-07-27 | Tokyo Electron Limited | Method and apparatus for creating a Spacer-Optimization (S-O) library |
US8801497B2 (en) * | 2009-04-30 | 2014-08-12 | Rdc Holdings, Llc | Array of abrasive members with resilient support |
US8072044B2 (en) * | 2009-09-17 | 2011-12-06 | Fairchild Semiconductor Corporation | Semiconductor die containing lateral edge shapes and textures |
US8212250B2 (en) * | 2009-12-10 | 2012-07-03 | Leonard Forbes | Backside texturing by cusps to improve IR response of silicon solar cells and photodetectors |
JP5554846B2 (en) * | 2010-02-19 | 2014-07-23 | エーエスエムエル ネザーランズ ビー.ブイ. | Lithographic apparatus, device manufacturing method, data processing apparatus and computer program associated therewith |
US9496308B2 (en) * | 2011-06-09 | 2016-11-15 | Sionyx, Llc | Process module for increasing the response of backside illuminated photosensitive imagers and associated methods |
US9281251B2 (en) * | 2013-08-09 | 2016-03-08 | Tokyo Electron Limited | Substrate backside texturing |
-
2014
- 2014-08-06 US US14/453,352 patent/US9281251B2/en active Active
- 2014-08-07 CN CN201810941983.7A patent/CN108803255B/en active Active
- 2014-08-07 WO PCT/US2014/050177 patent/WO2015021297A1/en active Application Filing
- 2014-08-07 KR KR1020217009605A patent/KR102379878B1/en active IP Right Grant
- 2014-08-07 KR KR1020217009609A patent/KR102490708B1/en active IP Right Grant
- 2014-08-07 CN CN201480050820.XA patent/CN105531811B/en active Active
- 2014-08-07 KR KR1020167006206A patent/KR102331821B1/en active IP Right Grant
- 2014-08-07 JP JP2016533447A patent/JP6528286B2/en active Active
- 2014-08-08 TW TW103127368A patent/TWI539490B/en active
- 2014-08-08 TW TW105103407A patent/TWI606487B/en active
-
2016
- 2016-01-26 US US15/006,965 patent/US20160141169A1/en not_active Abandoned
- 2016-05-10 JP JP2016094545A patent/JP6439203B2/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5651823A (en) * | 1993-07-16 | 1997-07-29 | Semiconductor Systems, Inc. | Clustered photolithography system |
US20070042567A1 (en) * | 2005-08-17 | 2007-02-22 | Sakae Koyata | Process for producing silicon wafer |
US20110059299A1 (en) * | 2009-09-04 | 2011-03-10 | International Business Machines Corporation | Method of Forming Self-Assembled Patterns Using Block Copolymers, and Articles Thereof |
US20110200942A1 (en) * | 2010-02-16 | 2011-08-18 | Keiichi Masunaga | Chemically amplified negative resist composition for eb or euv lithography and patterning process |
US20140265098A1 (en) * | 2013-03-15 | 2014-09-18 | Infineon Technologies Ag | Lift Pin for Substrate Processing |
US9275868B2 (en) * | 2013-07-19 | 2016-03-01 | Globalfoundries Inc. | Uniform roughness on backside of a wafer |
Non-Patent Citations (2)
Title |
---|
"Friction", webpage, no date * |
Samitsu et al., ("A study of silicon-wafer surface evaluation using atomic force microscopy", Nanotechnology 4 (1993) 236-241) * |
Also Published As
Publication number | Publication date |
---|---|
KR102490708B1 (en) | 2023-01-19 |
US9281251B2 (en) | 2016-03-08 |
KR102331821B1 (en) | 2021-11-29 |
KR20160042072A (en) | 2016-04-18 |
TW201620011A (en) | 2016-06-01 |
KR102379878B1 (en) | 2022-03-30 |
WO2015021297A1 (en) | 2015-02-12 |
TWI606487B (en) | 2017-11-21 |
US20150044785A1 (en) | 2015-02-12 |
CN105531811B (en) | 2018-09-21 |
CN108803255A (en) | 2018-11-13 |
JP2016528551A (en) | 2016-09-15 |
CN105531811A (en) | 2016-04-27 |
JP2016177303A (en) | 2016-10-06 |
KR20210040462A (en) | 2021-04-13 |
CN108803255B (en) | 2022-05-10 |
JP6439203B2 (en) | 2018-12-19 |
TW201526074A (en) | 2015-07-01 |
KR20210040461A (en) | 2021-04-13 |
JP6528286B2 (en) | 2019-06-12 |
TWI539490B (en) | 2016-06-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9281251B2 (en) | Substrate backside texturing | |
US9711419B2 (en) | Substrate backside texturing | |
TW201829117A (en) | Wafer manufacturing method and wafer | |
JP7078005B2 (en) | Silicon wafer flattening method | |
WO2020158210A1 (en) | Etching method | |
JP6232881B2 (en) | Manufacturing method of SOI wafer | |
TWI266675B (en) | CMP apparatus for polishing dielectric layer and method of controlling dielectric layer thickness | |
JP2001110765A (en) | Highly accurate wafer, and its manufacturing method | |
KR101350714B1 (en) | Method for polishing substrate for mask blank and substrate for mask blank and mask blank | |
US9184042B1 (en) | Wafer backside particle mitigation | |
JP5368001B2 (en) | Manufacturing method of SOI substrate | |
JPH03265121A (en) | Manufacture of semiconductor device | |
US9318347B2 (en) | Wafer backside particle mitigation | |
KR20110089242A (en) | Method of rmoval film on backside of silicon wafer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TOKYO ELECTRON LIMITED, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FONSECA, CARLOS A.;DEVILLIERS, ANTON;RATHSACK, BENJAMEN M.;AND OTHERS;SIGNING DATES FROM 20140806 TO 20150610;REEL/FRAME:037659/0905 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |