US20150137853A1 - Delay path selection for digital control oscillator - Google Patents
Delay path selection for digital control oscillator Download PDFInfo
- Publication number
- US20150137853A1 US20150137853A1 US14/086,115 US201314086115A US2015137853A1 US 20150137853 A1 US20150137853 A1 US 20150137853A1 US 201314086115 A US201314086115 A US 201314086115A US 2015137853 A1 US2015137853 A1 US 2015137853A1
- Authority
- US
- United States
- Prior art keywords
- delay path
- inverter structure
- interpolation
- delay
- inverter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/159—Applications of delay lines not covered by the preceding subgroups
Definitions
- a digitally controlled oscillator utilizes digital control codes to output a variable frequency used by digital components, such as a digital phase lock loop component which uses the output of the digitally controlled oscillator to generate a clock signal used by central processing units (CPUs), memory, universal serial bus (USB) devices, serial advanced technology attachment (SATA) devices, or other devices.
- the digitally controlled oscillator uses inverters and multiplexers for delay path selection to output a process, voltage, temperature (PVT) condition output.
- FIG. 1 is a flow diagram illustrating a method of delay path selection, according to some embodiments.
- FIG. 2 is an illustration of a digitally controlled oscillator and a set of control codes, according to some embodiments.
- FIG. 3 is an illustration of selecting a first delay path, according to some embodiments.
- FIG. 4 is an illustration of selecting a second delay path, according to some embodiments.
- FIG. 5 is an illustration of selecting a third delay path, according to some embodiments.
- FIG. 6 is an illustration of selecting a fourth delay path, according to some embodiments.
- FIG. 7 is an illustration of a driving strength tuning cell, according to some embodiments.
- FIG. 8 is an illustration of a loading capacitor tuning cell, according to some embodiments.
- FIG. 9 is an illustration of a phase lock loop device, according to some embodiments.
- One or more techniques or systems for delay path selection are provided.
- An arrangement of one or more inverter structures such as tri-state inverter structures, is used to create delay paths for a digitally controlled oscillator.
- the delay paths are selectively utilized to generate a process, voltage, temperature (PVT) condition output.
- Delay path interpolation is used for at least some of the delays paths, which improves resolution of the digitally controlled oscillator by creating PVT control outputs that would otherwise not be able to be achieved.
- delay path interpolation provides for PVT condition outputs in increments of about 250 MHZ, as opposed to merely 500 MHz increments, thus reducing a frequency gain (KDCO) between PVT condition outputs, such as about a 50% reduction in frequency gain (KDCO).
- KDCO frequency gain
- the ability to generate such a resolution range of PVT control outputs allows for higher resolution coarse tuning and higher resolution fine tuning of a frequency output for the digitally controlled oscillator.
- a method 100 of delay path selection is illustrated in FIG. 1 , and one or more systems for delay path selection are illustrated in FIGS. 2-6 .
- a digitally controlled oscillator 200 comprises an arrangement of inverter structures used to create one or more delay paths that generate PVT condition outputs.
- the arrangement of inverter structures comprises a first inverter structure 202 , a second inverter structure 204 , a third inverter structure 206 , a fourth inverter structure 208 , a fifth inverter structure 210 , a sixth inverter structure 212 , and a seventh inverter structure 214 .
- an inverter structure comprises a tri-state inverter structure.
- Delay paths are selectively used to output various increments of PVT condition outputs, such as in increments of about 250 MHz. Delay paths are selected based upon a set of control codes 232 .
- the digitally controlled oscillator 200 comprises a coarse tuning arrangement of inverter structures, such as a first coarse adjustment inverter structure 216 , a second coarse adjustment inverter structure 218 , a third coarse adjustment inverter structure 220 , and a fourth coarse adjustment inverter structure 222 .
- the coarse tuning arrangement of inverter structures are selectively used for coarse tuning adjustment of PVT condition outputs, such as in increments of about 50 MHz, to generate coarse outputs.
- the digitally controlled oscillator 200 comprises a fine tuning arrangement of capacitors, such as a first capacitor 224 , a second capacitor 226 , a third capacitor 228 , and a fourth capacitor 230 .
- the fine tuning arrangement of capacitors are selectively used for fine tuning adjustment of coarse outputs from the coarse tuning arrangement of inverter structures, such as in increments of about 1 MHz, to generate a frequency output for the digitally controlled oscillator 200 . Accordingly, delay path selection for the arrangement of inverter structures, such as delay path interpolation, is performed to generate a relatively higher resolution range of PVT condition outputs, such as in increments of about 250 MHz as opposed to 500 MHz increments.
- a first delay path 306 comprising the first inverter structure 202 is selected, as illustrated in FIG. 3 .
- a delay path selection multiplexer 300 utilizes a first path code 302 to select the first delay path 306 by enabling a node (A0) 304 so that the first delay path 306 comprises the first inverter structure 202 .
- the first delay path 306 has a first delay 308 corresponding to a single inverter delay provided by the first inverter structure 202 , such as a delay of about 1 Td inv .
- a second delay path 408 comprising a first interpolation delay path 408 a and a second interpolation delay path 408 b is selected, as illustrated in FIG. 4 .
- the first interpolation delay path 408 a comprises the first inverter structure 202 .
- the second interpolation delay path 408 b comprises the second inverter structure 204 , the third inverter structure 206 , and the fourth inverter structure 208 .
- the delay path selection multiplexer 300 utilizes a second path code 402 to select the first interpolation delay path 408 a by enabling the node (A0) 304 so that the first interpolation delay path 408 a comprises the first inverter structure 202 .
- the delay path selection multiplexer 300 utilizes the second path code 402 to select the second interpolation delay path 408 b by enabling a node (A1) 404 and a node (B0) 406 so that the second interpolation delay path 408 b comprises the second inverter structure 204 , the third inverter structure 206 , and the fourth inverter structure 208 .
- Delay path interpolation is performed upon the first interpolation delay path 408 a and the second interpolation delay path 408 b to provide a second delay 410 for the second delay path 408 .
- the second delay 410 corresponds to an average of a first interpolation path delay of the first interpolation delay path 408 a, such as a delay of about 1 Td inv corresponding to the first inverter structure 202 , and a second interpolation path delay of the second interpolation delay path 408 b, such as a delay of about 3 Td inv corresponding to the second inverter structure 204 , the third inverter structure 206 , and the fourth inverter structure 208 .
- the second delay 410 is a two inverter delay of about 2 Td inv based upon an average of the 1 Td inv and the 3 Td inv .
- a relatively fine grained resolution for frequency output is achieved based upon the first delay path 306 having a single inverter delay of 1 Td inv and the second delay path 408 having a two inverter delay of 2 Td inv , which provides a relatively smaller frequency gain (KDCO) between the first delay path 306 and the second delay path 408 that corresponds to about 1 Td inv , as opposed to frequency gain corresponding to 2 Td inv where delay path interpolation is not utilized and the second delay path 402 is not achievable.
- KDCO frequency gain
- a third delay path 504 comprising the second inverter structure 204 , the third inverter structure 206 , and the fourth inverter structure 208 is selected, as illustrated in FIG. 5 .
- the delay path selection multiplexer 300 utilizes a third path code 502 to select the third delay path 504 by enabling the node (A1) 404 and the node (B0) 406 so that the third delay path 504 comprises the second inverter structure 204 , the third inverter structure 206 , and the fourth inverter structure 208 .
- the third delay path 504 has a third delay 506 corresponding to a three inverter delay provided by the second inverter structure 204 , the third inverter structure 206 , and the fourth inverter structure 208 , such as a delay of about 3 Td inv .
- a relatively fine grained resolution for frequency output is achieved based upon the second delay path 408 having the two inverter delay of about 2 Td inv and the third delay path 504 having the three inverter delay of about 3 Td inv , which provides a relatively smaller frequency gain between the second delay path 408 and the third delay path 504 , such as a frequency gain corresponding to about 1 Td inv , as opposed to a frequency gain corresponding to about 2 Td inv between the first delay path 306 and the third delay path 504 where delay path interpolation is not utilized and the second delay path 402 is not achievable.
- a first frequency gain of about 1 Td inv between the first delay path 304 and the second delay path 408 , where delay path interpolation is used to achieve the second delay path 408 is relatively smaller than a second frequency gain of about 2 Td inv between the first delay path 304 and the third delay path 504 where delay path interpolation is not used and thus the second delay path 408 is not achievable.
- a fourth delay path 608 comprising a third interpolation delay path 608 a and a fourth interpolation delay path 608 b is selected, as illustrated in FIG. 6 .
- the third interpolation delay path 608 a comprises the second inverter structure 204 , the third inverter structure 206 , and the fourth inverter structure 208 .
- the fourth interpolation delay path 608 b comprises the second inverter structure 204 , the fifth inverter structure 210 , the sixth inverter structure 212 , the seventh inverter structure 214 , and the fourth inverter structure 208 .
- the delay path selection multiplexer 300 utilizes a fourth path code 602 to select the third interpolation delay path 608 a by enabling the node (A1) 404 and the node (B0) 406 so that the third interpolation delay path 608 a comprises the second inverter structure 204 , the third inverter structure 206 , and the fourth inverter structure 208 .
- the delay path selection multiplexer 300 utilizes the fourth path code 602 to select the fourth interpolation delay path 608 b by enabling a node (A2) 604 , the node (B0) 406 , and a node (B1) 606 so that the fourth interpolation delay path 608 b comprises the second inverter structure 204 , the fifth inverter structure 210 , the sixth inverter structure 212 , the seventh inverter structure 214 , and the fourth inverter structure 208 .
- Delay path interpolation is performed upon the third interpolation delay path 608 a and the fourth interpolation delay path 608 b to provide a fourth delay 610 for the fourth delay path 608 .
- the fourth delay 610 corresponds to an average of a third interpolation path delay of the third interpolation delay path 608 a, such as a delay of about 3 Td inv corresponding to the second inverter structure 204 , the third inverter structure 206 , and the fourth inverter structure 208 , and a fourth interpolation path delay of the fourth interpolation delay path 608 b, such as a delay of about 5 Td inv corresponding to the second inverter structure 204 , the fifth inverter structure 210 , the sixth inverter structure 212 , the seventh inverter structure 214 , and the fourth inverter structure 208 .
- the fourth delay 610 is a four inverter delay of about 4 Td inv based upon an average of the 3 Td inv and the 5 Td inv .
- a relatively fine grained resolution for frequency output is achieved based upon the first delay path 306 having a single inverter delay of about 1 Td inv , the second delay path 408 having a two inverter delay of about 2 Td inv , the third delay path 504 having a three inverter delay of about 3 Td inv , and the fourth delay path 608 having a four inverter delay of about 4 Td inv .
- the ability to generate delays paths in increments of about 1 Td inv , as opposed to about 2 Td inv , provides a relatively smaller frequency gain between delay paths resulting in the relatively fine grained resolution for PVT condition outputs. Increase resolution for selecting PVT condition outputs results in improved performance for the digitally controlled oscillator 200 .
- FIG. 7 illustrates a driving strength tuning cell 700 for the digitally controlled oscillator 200 .
- the driving strength tuning cell 700 is configured for coarse tuning of a PVT condition output from the inverter arrangement.
- the driving strength tuning cell 700 selectively utilizes one or more coarse adjustment inverter structures, such as utilization 702 of the first coarse adjustment inverter structure 216 , utilization 704 of the second coarse adjustment inverter structure 218 , utilization 706 of the third coarse adjustment inverter structure 220 , and utilization 708 of the fourth coarse adjustment inverter structure 222 , for tuning the PVT condition output, such as in increments of about 50 MHz, to generate coarse outputs.
- FIG. 8 illustrates a loading capacitor tuning cell 800 for the digitally controlled oscillator 200 .
- the loading capacitor tuning cell 800 is configured for fine tuning of coarse outputs from the driving strength tuning cell 700 .
- the loading capacitor tuning cell 800 selectively utilizes one or more capacitors, such as utilization 802 of the first capacitor 224 , utilization 804 of the second capacitor 226 , utilization 806 of the third capacitor 228 , and utilization 808 of the fourth capacitor 230 , for tuning the coarse outputs, such as in increments of about 1 MHz, to generate a frequency output for the digitally controlled oscillator 200 .
- FIG. 9 illustrates a phase lock loop device 900 .
- the phase lock loop device 900 comprises a phase frequency detector 902 that receives a frequency input (Fin) and a divider output from a divider 906 .
- the phase lock loop device 902 comprises a digital loop filter 904 that digitally filters an output of the phase frequency detector 902 .
- An output from the digital loop filter 904 is provided to the digitally controlled oscillator 200 .
- the digitally controlled oscillator 200 performs delay path selection, such as delay path interpolation on an arrangement of inverters, to produce a relatively high resolution range of PVT condition outputs, such as in increments of about 250 MHz.
- the driving strength tuning cell 702 of the digitally controlled oscillator 200 performs coarse tuning of the PVT condition outputs, such as in increments of about 50 MHz, to generate coarse outputs.
- the loading capacitor tuning cell 802 performs fine tuning of the coarse outputs, such as in increments of about 1 MHz, to generate a frequency output (Fout) for the digitally controlled oscillator 200 .
- a system for delay path selection comprises a digitally controlled oscillator.
- the digitally controlled oscillator comprises a first delay path.
- the first delay path comprises a first inverter structure.
- the digital oscillator comprises a second delay path.
- the second delay path comprises a first interpolation delay path and a second interpolation delay path.
- the first interpolation delay path comprises the first inverter structure.
- the second interpolation delay path comprises a second inverter structure, a third inverter structure, and a fourth inverter structure.
- a system for delay path selection comprises a digitally controlled oscillator.
- the digitally controlled oscillator comprises a first delay path.
- the first delay path comprises a first inverter structure.
- the digital oscillator comprises a second delay path.
- the second delay path comprises a first interpolation delay path and a second interpolation delay path.
- the digitally controlled oscillator comprises a delay path selection multiplexer.
- the delay path selection multiplexer is configured to select the first delay path for a first frequency output corresponding to the first inverter structure.
- the delay path selection multiplexer is configured to select the second delay path for a second frequency output corresponding to an interpolation between the first interpolation delay path and the second interpolation delay path.
- a method for delay path selection comprises selecting a first delay path comprising a first inverter structure in response to a selection of a first frequency output.
- a second delay path comprising a first interpolation delay path and a second interpolation delay path is selected.
- the first interpolation delay path comprises the first inverter structure.
- the second interpolation delay path comprises a second inverter structure, a third inverter structure, and a fourth inverter structure.
- layers, features, elements, etc. depicted herein are illustrated with particular dimensions relative to one another, such as structural dimensions or orientations, for example, for purposes of simplicity and ease of understanding and that actual dimensions of the same differ substantially from that illustrated herein, in some embodiments.
- etching techniques such as etching techniques, implanting techniques, doping techniques, spin-on techniques, sputtering techniques such as magnetron or ion beam sputtering
- growth techniques such as thermal growth or deposition techniques such as chemical vapor deposition (CVD), physical vapor deposition (PVD), plasma enhanced chemical vapor deposition (PECVD), or atomic layer deposition (ALD), for example.
- CVD chemical vapor deposition
- PVD physical vapor deposition
- PECVD plasma enhanced chemical vapor deposition
- ALD atomic layer deposition
- first,” “second,” or the like are not intended to imply a temporal aspect, a spatial aspect, an ordering, etc. Rather, such terms are merely used as identifiers, names, etc. for features, elements, items, etc.
- a first channel and a second channel generally correspond to channel A and channel B or two different or two identical channels or the same channel.
- exemplary is used herein to mean serving as an example, instance, illustration, etc., and not necessarily as advantageous.
- “or” is intended to mean an inclusive “or” rather than an exclusive “or”.
- “a” and “an” as used in this application are generally to be construed to mean “one or more” unless specified otherwise or clear from context to be directed to a singular form.
- at least one of A and B or the like generally means A or B or both A and B.
- such terms are intended to be inclusive in a manner similar to “comprising”.
Abstract
Description
- A digitally controlled oscillator utilizes digital control codes to output a variable frequency used by digital components, such as a digital phase lock loop component which uses the output of the digitally controlled oscillator to generate a clock signal used by central processing units (CPUs), memory, universal serial bus (USB) devices, serial advanced technology attachment (SATA) devices, or other devices. The digitally controlled oscillator uses inverters and multiplexers for delay path selection to output a process, voltage, temperature (PVT) condition output.
-
FIG. 1 is a flow diagram illustrating a method of delay path selection, according to some embodiments. -
FIG. 2 is an illustration of a digitally controlled oscillator and a set of control codes, according to some embodiments. -
FIG. 3 is an illustration of selecting a first delay path, according to some embodiments. -
FIG. 4 is an illustration of selecting a second delay path, according to some embodiments. -
FIG. 5 is an illustration of selecting a third delay path, according to some embodiments. -
FIG. 6 is an illustration of selecting a fourth delay path, according to some embodiments. -
FIG. 7 is an illustration of a driving strength tuning cell, according to some embodiments. -
FIG. 8 is an illustration of a loading capacitor tuning cell, according to some embodiments. -
FIG. 9 is an illustration of a phase lock loop device, according to some embodiments. - Description is now given with reference to the drawings, wherein like reference numerals are generally used to refer to like elements throughout. In the following description, for purposes of explanation, numerous specific details are set. It is evident, however, that the claimed subject matter can be practiced without these specific details. In other instances, structures and devices are illustrated in block diagram form in order to facilitate describing the claimed subject matter.
- One or more techniques or systems for delay path selection are provided. An arrangement of one or more inverter structures, such as tri-state inverter structures, is used to create delay paths for a digitally controlled oscillator. The delay paths are selectively utilized to generate a process, voltage, temperature (PVT) condition output. Delay path interpolation is used for at least some of the delays paths, which improves resolution of the digitally controlled oscillator by creating PVT control outputs that would otherwise not be able to be achieved. In some embodiments, delay path interpolation provides for PVT condition outputs in increments of about 250 MHZ, as opposed to merely 500 MHz increments, thus reducing a frequency gain (KDCO) between PVT condition outputs, such as about a 50% reduction in frequency gain (KDCO). The ability to generate such a resolution range of PVT control outputs allows for higher resolution coarse tuning and higher resolution fine tuning of a frequency output for the digitally controlled oscillator.
- A
method 100 of delay path selection is illustrated inFIG. 1 , and one or more systems for delay path selection are illustrated inFIGS. 2-6 . A digitally controlledoscillator 200 comprises an arrangement of inverter structures used to create one or more delay paths that generate PVT condition outputs. In some embodiments, the arrangement of inverter structures comprises afirst inverter structure 202, asecond inverter structure 204, athird inverter structure 206, afourth inverter structure 208, afifth inverter structure 210, asixth inverter structure 212, and aseventh inverter structure 214. In some embodiments, an inverter structure comprises a tri-state inverter structure. Delay paths are selectively used to output various increments of PVT condition outputs, such as in increments of about 250 MHz. Delay paths are selected based upon a set ofcontrol codes 232. The digitally controlledoscillator 200 comprises a coarse tuning arrangement of inverter structures, such as a first coarseadjustment inverter structure 216, a second coarseadjustment inverter structure 218, a third coarseadjustment inverter structure 220, and a fourth coarseadjustment inverter structure 222. The coarse tuning arrangement of inverter structures are selectively used for coarse tuning adjustment of PVT condition outputs, such as in increments of about 50 MHz, to generate coarse outputs. The digitally controlledoscillator 200 comprises a fine tuning arrangement of capacitors, such as afirst capacitor 224, asecond capacitor 226, athird capacitor 228, and afourth capacitor 230. The fine tuning arrangement of capacitors are selectively used for fine tuning adjustment of coarse outputs from the coarse tuning arrangement of inverter structures, such as in increments of about 1 MHz, to generate a frequency output for the digitally controlledoscillator 200. Accordingly, delay path selection for the arrangement of inverter structures, such as delay path interpolation, is performed to generate a relatively higher resolution range of PVT condition outputs, such as in increments of about 250 MHz as opposed to 500 MHz increments. - At 102, responsive to selection of a first frequency output, a
first delay path 306 comprising thefirst inverter structure 202 is selected, as illustrated inFIG. 3 . In some embodiments, a delaypath selection multiplexer 300 utilizes afirst path code 302 to select thefirst delay path 306 by enabling a node (A0) 304 so that thefirst delay path 306 comprises thefirst inverter structure 202. Thefirst delay path 306 has afirst delay 308 corresponding to a single inverter delay provided by thefirst inverter structure 202, such as a delay of about 1 Tdinv. - At 202, responsive to selection of a second frequency output, a
second delay path 408 comprising a firstinterpolation delay path 408 a and a secondinterpolation delay path 408 b is selected, as illustrated inFIG. 4 . The firstinterpolation delay path 408 a comprises thefirst inverter structure 202. The secondinterpolation delay path 408 b comprises thesecond inverter structure 204, thethird inverter structure 206, and thefourth inverter structure 208. In some embodiments, the delaypath selection multiplexer 300 utilizes asecond path code 402 to select the firstinterpolation delay path 408 a by enabling the node (A0) 304 so that the firstinterpolation delay path 408 a comprises thefirst inverter structure 202. The delaypath selection multiplexer 300 utilizes thesecond path code 402 to select the secondinterpolation delay path 408 b by enabling a node (A1) 404 and a node (B0) 406 so that the secondinterpolation delay path 408 b comprises thesecond inverter structure 204, thethird inverter structure 206, and thefourth inverter structure 208. - Delay path interpolation is performed upon the first
interpolation delay path 408 a and the secondinterpolation delay path 408 b to provide asecond delay 410 for thesecond delay path 408. Thesecond delay 410 corresponds to an average of a first interpolation path delay of the firstinterpolation delay path 408 a, such as a delay of about 1 Tdinv corresponding to thefirst inverter structure 202, and a second interpolation path delay of the secondinterpolation delay path 408 b, such as a delay of about 3 Tdinv corresponding to thesecond inverter structure 204, thethird inverter structure 206, and thefourth inverter structure 208. In this way, thesecond delay 410 is a two inverter delay of about 2 Tdinv based upon an average of the 1 Tdinv and the 3 Tdinv. A relatively fine grained resolution for frequency output is achieved based upon thefirst delay path 306 having a single inverter delay of 1 Tdinv and thesecond delay path 408 having a two inverter delay of 2 Tdinv, which provides a relatively smaller frequency gain (KDCO) between thefirst delay path 306 and thesecond delay path 408 that corresponds to about 1 Tdinv, as opposed to frequency gain corresponding to 2 Tdinv where delay path interpolation is not utilized and thesecond delay path 402 is not achievable. - Responsive to selection of a third frequency output, a
third delay path 504 comprising thesecond inverter structure 204, thethird inverter structure 206, and thefourth inverter structure 208 is selected, as illustrated inFIG. 5 . In some embodiments, the delaypath selection multiplexer 300 utilizes athird path code 502 to select thethird delay path 504 by enabling the node (A1) 404 and the node (B0) 406 so that thethird delay path 504 comprises thesecond inverter structure 204, thethird inverter structure 206, and thefourth inverter structure 208. Thethird delay path 504 has athird delay 506 corresponding to a three inverter delay provided by thesecond inverter structure 204, thethird inverter structure 206, and thefourth inverter structure 208, such as a delay of about 3 Tdinv. A relatively fine grained resolution for frequency output is achieved based upon thesecond delay path 408 having the two inverter delay of about 2 Tdinv and thethird delay path 504 having the three inverter delay of about 3 Tdinv, which provides a relatively smaller frequency gain between thesecond delay path 408 and thethird delay path 504 , such as a frequency gain corresponding to about 1 Tdinv, as opposed to a frequency gain corresponding to about 2 Tdinv between thefirst delay path 306 and thethird delay path 504 where delay path interpolation is not utilized and thesecond delay path 402 is not achievable. In this way, a first frequency gain of about 1 Tdinv between thefirst delay path 304 and thesecond delay path 408, where delay path interpolation is used to achieve thesecond delay path 408, is relatively smaller than a second frequency gain of about 2 Tdinv between thefirst delay path 304 and thethird delay path 504 where delay path interpolation is not used and thus thesecond delay path 408 is not achievable. - Responsive to selection of a fourth frequency output, a
fourth delay path 608 comprising a thirdinterpolation delay path 608 a and a fourthinterpolation delay path 608 b is selected, as illustrated inFIG. 6 . The thirdinterpolation delay path 608 a comprises thesecond inverter structure 204, thethird inverter structure 206, and thefourth inverter structure 208. The fourthinterpolation delay path 608 b comprises thesecond inverter structure 204, thefifth inverter structure 210, thesixth inverter structure 212, theseventh inverter structure 214, and thefourth inverter structure 208. In some embodiments, the delaypath selection multiplexer 300 utilizes afourth path code 602 to select the thirdinterpolation delay path 608 a by enabling the node (A1) 404 and the node (B0) 406 so that the thirdinterpolation delay path 608 a comprises thesecond inverter structure 204, thethird inverter structure 206, and thefourth inverter structure 208. The delaypath selection multiplexer 300 utilizes thefourth path code 602 to select the fourthinterpolation delay path 608 b by enabling a node (A2) 604, the node (B0) 406, and a node (B1) 606 so that the fourthinterpolation delay path 608 b comprises thesecond inverter structure 204, thefifth inverter structure 210, thesixth inverter structure 212, theseventh inverter structure 214, and thefourth inverter structure 208. - Delay path interpolation is performed upon the third
interpolation delay path 608 a and the fourthinterpolation delay path 608 b to provide afourth delay 610 for thefourth delay path 608. Thefourth delay 610 corresponds to an average of a third interpolation path delay of the thirdinterpolation delay path 608 a, such as a delay of about 3 Tdinv corresponding to thesecond inverter structure 204, thethird inverter structure 206, and thefourth inverter structure 208, and a fourth interpolation path delay of the fourthinterpolation delay path 608 b, such as a delay of about 5 Tdinv corresponding to thesecond inverter structure 204, thefifth inverter structure 210, thesixth inverter structure 212, theseventh inverter structure 214, and thefourth inverter structure 208. In this way, thefourth delay 610 is a four inverter delay of about 4 Tdinv based upon an average of the 3 Tdinv and the 5 Tdinv. A relatively fine grained resolution for frequency output is achieved based upon thefirst delay path 306 having a single inverter delay of about 1 Tdinv, thesecond delay path 408 having a two inverter delay of about 2 Tdinv, thethird delay path 504 having a three inverter delay of about 3 Tdinv, and thefourth delay path 608 having a four inverter delay of about 4 Tdinv. The ability to generate delays paths in increments of about 1 Tdinv, as opposed to about 2 Tdinv, provides a relatively smaller frequency gain between delay paths resulting in the relatively fine grained resolution for PVT condition outputs. Increase resolution for selecting PVT condition outputs results in improved performance for the digitally controlledoscillator 200. -
FIG. 7 illustrates a drivingstrength tuning cell 700 for the digitally controlledoscillator 200. The drivingstrength tuning cell 700 is configured for coarse tuning of a PVT condition output from the inverter arrangement. The drivingstrength tuning cell 700 selectively utilizes one or more coarse adjustment inverter structures, such asutilization 702 of the first coarseadjustment inverter structure 216,utilization 704 of the second coarseadjustment inverter structure 218,utilization 706 of the third coarseadjustment inverter structure 220, andutilization 708 of the fourth coarseadjustment inverter structure 222, for tuning the PVT condition output, such as in increments of about 50 MHz, to generate coarse outputs. -
FIG. 8 illustrates a loadingcapacitor tuning cell 800 for the digitally controlledoscillator 200. The loadingcapacitor tuning cell 800 is configured for fine tuning of coarse outputs from the drivingstrength tuning cell 700. The loadingcapacitor tuning cell 800 selectively utilizes one or more capacitors, such asutilization 802 of thefirst capacitor 224,utilization 804 of thesecond capacitor 226,utilization 806 of thethird capacitor 228, andutilization 808 of thefourth capacitor 230, for tuning the coarse outputs, such as in increments of about 1 MHz, to generate a frequency output for the digitally controlledoscillator 200. -
FIG. 9 illustrates a phaselock loop device 900. The phaselock loop device 900 comprises aphase frequency detector 902 that receives a frequency input (Fin) and a divider output from adivider 906. The phaselock loop device 902 comprises adigital loop filter 904 that digitally filters an output of thephase frequency detector 902. An output from thedigital loop filter 904 is provided to the digitally controlledoscillator 200. The digitally controlledoscillator 200 performs delay path selection, such as delay path interpolation on an arrangement of inverters, to produce a relatively high resolution range of PVT condition outputs, such as in increments of about 250 MHz. The drivingstrength tuning cell 702 of the digitally controlledoscillator 200 performs coarse tuning of the PVT condition outputs, such as in increments of about 50 MHz, to generate coarse outputs. The loadingcapacitor tuning cell 802 performs fine tuning of the coarse outputs, such as in increments of about 1 MHz, to generate a frequency output (Fout) for the digitally controlledoscillator 200. - According to an aspect of the instant disclosure, a system for delay path selection is provided. The system comprises a digitally controlled oscillator. The digitally controlled oscillator comprises a first delay path. The first delay path comprises a first inverter structure. The digital oscillator comprises a second delay path. The second delay path comprises a first interpolation delay path and a second interpolation delay path. The first interpolation delay path comprises the first inverter structure. The second interpolation delay path comprises a second inverter structure, a third inverter structure, and a fourth inverter structure.
- According to an aspect of the instant disclosure, a system for delay path selection is provided. The system comprises a digitally controlled oscillator. The digitally controlled oscillator comprises a first delay path. The first delay path comprises a first inverter structure. The digital oscillator comprises a second delay path. The second delay path comprises a first interpolation delay path and a second interpolation delay path. The digitally controlled oscillator comprises a delay path selection multiplexer. The delay path selection multiplexer is configured to select the first delay path for a first frequency output corresponding to the first inverter structure. The delay path selection multiplexer is configured to select the second delay path for a second frequency output corresponding to an interpolation between the first interpolation delay path and the second interpolation delay path.
- According to an aspect of the instant disclosure, a method for delay path selection is provided. The method comprises selecting a first delay path comprising a first inverter structure in response to a selection of a first frequency output. In response to a selection of a second frequency output, a second delay path comprising a first interpolation delay path and a second interpolation delay path is selected. The first interpolation delay path comprises the first inverter structure. The second interpolation delay path comprises a second inverter structure, a third inverter structure, and a fourth inverter structure.
- Although the subject matter has been described in language specific to structural features or methodological acts, it is to be understood that the subject matter of the appended claims is not necessarily limited to the specific features or acts described above. Rather, the specific features and acts described above are disclosed as embodiment forms of implementing at least some of the claims.
- Various operations of embodiments are provided herein. The order in which some or all of the operations are described should not be construed to imply that these operations are necessarily order dependent. Alternative ordering will be appreciated given the benefit of this description. Further, it will be understood that not all operations are necessarily present in each embodiment provided herein. Also, it will be understood that not all operations are necessary in some embodiments.
- It will be appreciated that layers, features, elements, etc. depicted herein are illustrated with particular dimensions relative to one another, such as structural dimensions or orientations, for example, for purposes of simplicity and ease of understanding and that actual dimensions of the same differ substantially from that illustrated herein, in some embodiments. Additionally, a variety of techniques exist for forming the layers features, elements, etc. mentioned herein, such as etching techniques, implanting techniques, doping techniques, spin-on techniques, sputtering techniques such as magnetron or ion beam sputtering, growth techniques, such as thermal growth or deposition techniques such as chemical vapor deposition (CVD), physical vapor deposition (PVD), plasma enhanced chemical vapor deposition (PECVD), or atomic layer deposition (ALD), for example.
- Further, unless specified otherwise, “first,” “second,” or the like are not intended to imply a temporal aspect, a spatial aspect, an ordering, etc. Rather, such terms are merely used as identifiers, names, etc. for features, elements, items, etc. For example, a first channel and a second channel generally correspond to channel A and channel B or two different or two identical channels or the same channel.
- Moreover, “exemplary” is used herein to mean serving as an example, instance, illustration, etc., and not necessarily as advantageous. As used in this application, “or” is intended to mean an inclusive “or” rather than an exclusive “or”. In addition, “a” and “an” as used in this application are generally to be construed to mean “one or more” unless specified otherwise or clear from context to be directed to a singular form. Also, at least one of A and B or the like generally means A or B or both A and B. Furthermore, to the extent that “includes”, “having”, “has”, “with”, or variants thereof are used, such terms are intended to be inclusive in a manner similar to “comprising”.
- Also, although the disclosure has been shown and described with respect to one or more implementations, equivalent alterations and modifications will occur to others skilled in the art based upon a reading and understanding of this specification and the annexed drawings. The disclosure includes all such modifications and alterations and is limited only by the scope of the following claims. In particular regard to the various functions performed by the above described components (e.g., elements, resources, etc.), the terms used to describe such components are intended to correspond, unless otherwise indicated, to any component which performs the specified function of the described component (e.g., that is functionally equivalent), even though not structurally equivalent to the disclosed structure. In addition, while a particular feature of the disclosure may have been disclosed with respect to only one of several implementations, such feature may be combined with one or more other features of the other implementations as may be desired and advantageous for any given or particular application.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/086,115 US9054686B1 (en) | 2013-11-21 | 2013-11-21 | Delay path selection for digital control oscillator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/086,115 US9054686B1 (en) | 2013-11-21 | 2013-11-21 | Delay path selection for digital control oscillator |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150137853A1 true US20150137853A1 (en) | 2015-05-21 |
US9054686B1 US9054686B1 (en) | 2015-06-09 |
Family
ID=53172684
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/086,115 Expired - Fee Related US9054686B1 (en) | 2013-11-21 | 2013-11-21 | Delay path selection for digital control oscillator |
Country Status (1)
Country | Link |
---|---|
US (1) | US9054686B1 (en) |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5877641A (en) * | 1993-12-10 | 1999-03-02 | Texas Instruments Incorporated | Clock generator and phase comparator for use in such a clock generator |
US20090153214A1 (en) * | 2007-11-29 | 2009-06-18 | Nec Lcd Technologies, Ltd. | Delay element, variable delay line, and voltage controlled oscillator, as well as display device and system comprising the same |
US7688126B2 (en) * | 2007-03-26 | 2010-03-30 | Infineon Technologies Ag | Time delay circuit and time to digital converter |
US7932766B2 (en) * | 2008-10-30 | 2011-04-26 | Postech Foundation | Digitally controlled oscillator with the wide operation range |
US20120086482A1 (en) * | 2010-10-07 | 2012-04-12 | Advanced Micro Devices, Inc. | Voltage-controlled oscillator module having adjustable oscillator gain and related operating methods |
US8710883B1 (en) * | 2012-09-28 | 2014-04-29 | Xilinx, Inc. | Phase lock loop with injection pulse control |
-
2013
- 2013-11-21 US US14/086,115 patent/US9054686B1/en not_active Expired - Fee Related
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5877641A (en) * | 1993-12-10 | 1999-03-02 | Texas Instruments Incorporated | Clock generator and phase comparator for use in such a clock generator |
US7688126B2 (en) * | 2007-03-26 | 2010-03-30 | Infineon Technologies Ag | Time delay circuit and time to digital converter |
US20090153214A1 (en) * | 2007-11-29 | 2009-06-18 | Nec Lcd Technologies, Ltd. | Delay element, variable delay line, and voltage controlled oscillator, as well as display device and system comprising the same |
US7932766B2 (en) * | 2008-10-30 | 2011-04-26 | Postech Foundation | Digitally controlled oscillator with the wide operation range |
US20120086482A1 (en) * | 2010-10-07 | 2012-04-12 | Advanced Micro Devices, Inc. | Voltage-controlled oscillator module having adjustable oscillator gain and related operating methods |
US8451064B2 (en) * | 2010-10-07 | 2013-05-28 | Advanced Micro Devices, Inc. | Voltage-controlled oscillator module having adjustable oscillator gain and related operating methods |
US8710883B1 (en) * | 2012-09-28 | 2014-04-29 | Xilinx, Inc. | Phase lock loop with injection pulse control |
Also Published As
Publication number | Publication date |
---|---|
US9054686B1 (en) | 2015-06-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8884670B2 (en) | Phase locked loop (PLL) with multi-phase time-to-digital converter (TDC) | |
US8638144B1 (en) | Systems and methods involving phase detection with adaptive locking/detection features | |
US9432025B1 (en) | Techniques for reducing skew between clock signals | |
US11012081B2 (en) | Apparatus and methods for digital phase locked loop with analog proportional control function | |
JP6828484B2 (en) | PLL circuit for radar | |
KR101190313B1 (en) | A Self noise Suppressing Voltage Controlled Oscillator | |
KR20140112656A (en) | Digital phase locked loop | |
US7518423B2 (en) | Digital DLL circuit for an interface circuit in a semiconductor memory | |
US8963588B2 (en) | Fractional frequency divider | |
US9130588B2 (en) | Redundant delay digital-to-time converter | |
US20140035649A1 (en) | Tuned resonant clock distribution system | |
KR101738875B1 (en) | Coarse lock detector and delay locked loop comprising the same | |
US7675333B2 (en) | Multi-phase delay locked loop with equally-spaced phases over a wide frequency range and method thereof | |
US9225346B2 (en) | Filtering circuit, phase identity determination circuit and delay locked loop | |
US7646227B2 (en) | Digital phase discriminator | |
US9735788B2 (en) | Phase locked loop for reducing fractional spur noise | |
KR20110130330A (en) | A frequency-phase-locked loop with a self-noise suppressing voltage controlled oscillator | |
US8885788B1 (en) | Reducing settling time in phase-locked loops | |
US9054686B1 (en) | Delay path selection for digital control oscillator | |
US8994418B2 (en) | Method and arrangement for generating a clock signal by means of a phase locked loop | |
US20130088268A1 (en) | Multi-Phase Clock Generation System and Clock Calibration Method Thereof | |
CN113114227A (en) | Multi-phase clock signal phase difference detection circuit and method and digital phase modulation system | |
US20150338456A1 (en) | Semiconductor apparatus | |
US9276590B1 (en) | Generating signals with accurate quarter-cycle intervals using digital delay locked loop | |
US10855290B1 (en) | Delay locked loop |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHOU, MAO-HSUAN;REEL/FRAME:031648/0984 Effective date: 20131118 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20230609 |